

ECE 111 Winter 2022

HW4


Hao Le A15547504

Barrel Shifter

Code

```
1 //RTL Model for Linear Feedback Shift Register
2 module lfsr
3   #(parameter N = 4) // Number of bits for LFSR
4   (
5     input logic clk, reset, load_seed,
6     input logic[N-1:0] seed_data,
7     output logic lfsr_done,
8     output logic[N-1:0] lfsr_data
9   );
10
11   logic[N-1:0] shift_reg;
12   logic[N-1:0] temp_seed_data;
13
14
15
16
17   always_ff@(posedge clk, negedge reset)
18   begin
19     if(reset == 0) begin
20       shift_reg <= 0;
21     end
22
23     else if(load_seed == 1) begin
24       shift_reg <= seed_data;
25       temp_seed_data <= seed_data;
26     end
27
28     else begin
29       case(N)
30         2 : begin
31           shift_reg[0] <= shift_reg[1] ^ shift_reg[0];
32         end
33         3 : begin
34           shift_reg[0] <= shift_reg[2] ^ shift_reg[1];
35         end
36         4 : begin
37           shift_reg[0] <= shift_reg[3] ^ shift_reg[2];
38         end
39         5 : begin
40           shift_reg[0] <= shift_reg[4] ^ shift_reg[2];
41         end
42         6 : begin
43           shift_reg[0] <= shift_reg[5] ^ shift_reg[4];
44         end
45         7 : begin
46           shift_reg[0] <= shift_reg[6] ^ shift_reg[5];
47         end
48         8 : begin
49           shift_reg[0] <= shift_reg[7] ^ shift_reg[5] ^ shift_reg[4] ^ shift_reg[3];
50         end
51         default : shift_reg[0] <= 1'b0;
52       endcase
53
54       for (int i=0; i<N-1; i++) begin
55         shift_reg[i+1] <= shift_reg[i];
56       end
57     end
58   end
59
60
61
62   always_comb begin
63     lfsr_data <= shift_reg;
64
65     if (shift_reg === temp_seed_data) begin
66       lfsr_done <= 1'b1;
67     end else begin
68       lfsr_done <= 1'b0;
69     end
70   end
71
72
73
74   //student to add implementation for LFSR code
75
76
77 endmodule: lfsr
```


RTL netlist



Resource usage

	Resource	Usage
1	▼ Estimated ALUTs Used	7
1	-- Combinational ALUTs	7
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	8
3		
4	▼ Estimated ALUTs Unavailable	0
1	-- Due to unpartnered combinational logic	0
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	7
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	0
2	-- 6 input functions	0
3	-- 5 input functions	1
4	-- 4 input functions	2
5	-- <=3 input functions	4
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	7
2	-- extended LUT mode	0
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	10
12		
13	▼ Total registers	8
1	-- Dedicated logic registers	8
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	12
17		
18	DSP block 18-bit elements	0
19		

Testbench simulation waveform




- The testbench in this case was for a 4-bit LFSR, but will work widths 2-8. We see that the seed is 1111, and upon the positive edge of clock when load_seed was high, the output data of the LFSR takes on 1111, with lfsr_done going high to signify the start of the pattern. Then, for every positive edge of the clock after, lfsr_data takes on all the other 14 state patterns in a pseudorandom manner before going back to 1111, upon which lfsr_done goes high for one clock period to signify the repetition of the pattern. This is the expected and correct behavior

Barrel Shifter

Code

```
1 module barrel_shifter (
2     input logic select, // select=0 shift operation, select=1 rotate operation
3     input logic direction, // direction=0 right move, direction=1 left move
4     input logic[1:0] shift_value, // number of bits to be shifted (0, 1, 2 or 3)
5     input logic[3:0] din,
6     output logic[3:0] dout
7 );
8
9 // Students to add code for barrel shifter
10
11 logic[3:0] temp_din, temp_dout;
12
13
14 logic mux0_out, mux1_out, mux2_out, mux3_out;
15
16 logic mux2_in1, mux3_in1, mux7_in1;
17
18
19 mux_2x1 mux0( .in0(temp_din[0]),
20               .in1(temp_din[2]),
21               .sel(shift_value[1]),
22               .out(mux0_out));
23
24 mux_2x1 mux1( .in0(temp_din[1]),
25               .in1(temp_din[3]),
26               .sel(shift_value[1]),
27               .out(mux1_out));
28
29 mux_2x1 mux2( .in0(temp_din[2]),
30               .in1(mux2_in1),
31               .sel(shift_value[1]),
32               .out(mux2_out));
33
34 mux_2x1 mux3( .in0(temp_din[3]),
35               .in1(mux3_in1),
36               .sel(shift_value[1]),
37               .out(mux3_out));
38
39 mux_2x1 mux4( .in0(mux0_out),
40               .in1(mux1_out),
41               .sel(shift_value[0]),
42               .out(temp_dout[0]));
43
44 mux_2x1 mux5( .in0(mux1_out),
45               .in1(mux2_out),
46               .sel(shift_value[0]),
47               .out(temp_dout[1]));
48
49 mux_2x1 mux6( .in0(mux2_out),
50               .in1(mux3_out),
51               .sel(shift_value[0]),
52               .out(temp_dout[2]));
53
54 mux_2x1 mux7( .in0(mux3_out),
55               .in1(mux7_in1),
56               .sel(shift_value[0]),
57               .out(temp_dout[3]));
58
59
60 always_comb begin
61
62     if(select == 1'b0) begin //shift operation
63         mux2_in1 <= 1'b0;
64         mux3_in1 <= 1'b0;
65         mux7_in1 <= 1'b0;
66     end
67     else begin //rotate operation
68         mux2_in1 <= temp_din[0];
69         mux3_in1 <= temp_din[1];
70         mux7_in1 <= mux0_out;
71     end
72
73     if(direction == 1'b0) begin //right direction
74         temp_din <= din;
75         dout <= temp_dout;
76     end
77     else begin
78         temp_din[0] <= din[3];
79         temp_din[1] <= din[2];
80         temp_din[2] <= din[1];
81         temp_din[3] <= din[0];
82         dout[0] <= temp_dout[3];
83         dout[1] <= temp_dout[2];
84         dout[2] <= temp_dout[1];
85         dout[3] <= temp_dout[0];
86     end
87 end
88
89 endmodule: barrel_shifter
90
91
92
```


RTL netlist




Resource usage

1	▼ Estimated ALUTs Used	8
1	-- Combinational ALUTs	8
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	0
3		
4	▼ Estimated ALUTs Unavailable	6
1	-- Due to unpartnered combinational logic	6
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	8
7	▼ Combinational ALUT usage by number of inputs	
1	-- 7 input functions	2
2	-- 6 input functions	4
3	-- 5 input functions	2
4	-- 4 input functions	0
5	-- <=3 input functions	0
8		
9	▼ Combinational ALUTs by mode	
1	-- normal mode	6
2	-- extended LUT mode	2
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	14
12		
13	▼ Total registers	0
1	-- Dedicated logic registers	0
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	12
17		
18	DSP block 18-bit elements	0
19		

Testbench simulation waveform



- The first half of the simulation is in right direction mode since direction input is low. From 0 to 400 ns, select is low meaning it is in shift mode. 1000 is loaded in, and shift value is incremented from 1 to 3. We subsequently see the loaded in data shifted to the right by the specified shift value, with a 0 being appended to the trailing end at dout e.g. 1000 to 0100. This is the correct behavior of right shift mode. After 400ns, select goes high, and now the module is in right rotate mode, so now the trailing end is appended with the overflow bit. We see this is the behavior observed e.g. 1101 loaded in becomes 1101 after being rotated to the right by 1.



- The second half of the simulation is in left direction mode since direction goes high. Thus we can observe the correct behaviors of left shift and rotation by 1, 2, and 3 bits.