


# ECE-111 Advanced Digital Design Project Vishal Karna



- ☐ Design FSM for Vending Machine with following mentioned requirements:
  - Dispatches a pack of candy upon deposit of 15 cents by the customer
  - Has single coin slot and only accepts nickels and dimes. Doesn't take pennies or quarters
  - Does not provide any change back to the customer in case more than 15 cents are deposited
  - Once candy is dispatched, vending machine should move to reset state



#### ☐ Vending Machine FSM supports Manual Reset, however FSM with Auto Reset can also be implemented

N=0.8

D=0

**D=1** 

CENTS 10

OPEN = 0

N=1

N=1 or

D=1

CENTS\_15

OPEN = 1

Manual Reset FSM: Requires reset to be asserted (rstn = 0) for FSM to go back to CENTS\_0 state from CENTS\_15 state once candy is dispatched

This Vending machine requires

Auto Reset FSM: Without reset (rstn = 0), FSM transitions from CENTS\_15 to CENTS\_0

**With Manual Reset D=1** N=0 & D=0 N=0 & D=0 N=1 or (N=0 & N=1 **N=1 D=1** CENTS 15 **CENTS 5** CENTS\_10 CENTS 0 D=0) | | OPEN = 1OPEN = 0**OPEN=0** OPEN = 0rstn=0 CENTS\_15: begin D=1 open = 1; if(rstn==0) begin rstn=0 next\_state = CENTS\_0; else begin With Auto Reset (Alternate Implementation) next\_state = CENTS\_15; end

N=0 & D=0

CENTS\_5

**OPEN=0** 

end

(N=0 &

D=0) | |

rstn=0

**D=1** 

CENTS\_0

OPEN = 0

N=1

CENTS\_0 state after candy is dispatched. Hence rstn=0 is required for FSM to transition from CENTS\_15 to CENTS\_0


rstn=1

manual reset to go back to

Students can implement FSM with Manual reset or Auto Reset. Auto Reset means that After entering CENTS\_15 state, FSM will transition unconditionally without any reset, to CENTA 0 state

CENTS\_15: begin
open = 1;
next\_state = CENTS\_0;
end


- ☐ In mealy FSM register input's N and D if output "open" gets asserted to '1' before depositing 15 Cents (register means add flipflop)
  - When implementing mealy FSM for Vending Machine, add a flipflop at the input of 'N' and 'D'
  - And these registered 'r\_N' and 'r\_D' should be used in always\_comb next state logic procedural blocks



#### ☐ Mealy FSM Waveform snapshot with after adding flipflop at the inputs 'N' and 'D'

- 'r\_N' and 'r\_D' signals in waveform snapshot are output of flipflops for inputs 'N' and 'D'
- In Moore FSM for Vending Machine, inputs N and D does not require flipflop, as output "open" is '1' only when FSM reaches CENTS\_15 state (i.e. only after 15 cents or more are deposited)
- In Mealy FSM for Vending Machine, as the output "open" can be '1' in when transiting from CENTS\_5 to CENTS\_15 or from CENTS\_10 to CENTS\_15, and since inputs N and D can be changed to '1' in middle of clock cycle, adding flipflop at the inputs N and M can prevent open be go '1' pre-maturely from FSM

#### Mealy FSM Waveform with flipflops added for Inputs 'N' and 'M'



logic r\_N, r\_D;

// Sequential Logic for present state
always\_ff@(posedge clk) begin
if(!rstn) begin
 present\_state <= CENTS\_0;
 r\_N <= 0;
 r\_D <= 0;
end
else begin
 r\_N <= N; // register N as it can change in anytime between clock
 r\_D <= D; // register D as it can change in anytime between clock
 present\_state <= next\_state;
end</pre>

"open" is correctly asserted to '1' only after Nickel (N=1) and Dime (D=1) are inserted in Vending Machine.

- ☐ Mealy FSM for Vending Machine Can have 1 less state opportunity of state reduction
  - Output open = 1 is already being set when transitioning from CENTS\_5 and CENTS\_10 states to CENTS\_15 state and in CENTS\_15 state FSM machine just waits for reset condition to transition back to CENTS\_0 state
    - Hence CENTS\_15 state is redundant and not necessary to have in case of Mealy Machine
  - **Note:** Either of the Mealy FSM design for Vending Machine (i.e. with or without CENTS\_15 state) will be accepted as homework submission

```
Is this CENTS 15 state for Mealy State Machine Required?
                      – Answer : No
               CENTS_15: begin
                  if(rstn==0) begin
                                                            Move rstn==0 logic from CENTS 15 to
                     next_state = CENTS_0;
                     open = 0:
                                                             CENTS 10 state and if N=1 or D=1 in
                  end
                                                         → CENTS 10 state then continue to have FSM
                  else begin
                                                           state in CENTS_10 state. And if rstn==0 in
                     next_state = CENTS_15;
                                                            CENTS 10 state then move to CENTS 0
                     open = 1;
                  end
                                                                           state
               end
```

#### ☐ For Vending Machine develop SystemVerilog code for More and Mealy FSM

- Use binary encoding for state variables
- Review Vending state transition table and Moore FSM state transition diagram for FSM code development
- Design state transition diagram for mealy implementation
- Synthesize and review RTL netlist schematic, state machine viewer and resource usage
- Simulate both Moore and Mealy implementation using testbench provided and Review waveforms
- Design top SystemVerilog module name should be vending\_machine\_moore and vending\_machine\_mealy


**Vending Machine State Transition Table (For Moore and Mealy)** 

vending Machine State Transition Table (For Modre and Meary)											
inputs							outputs				
state[3]	state[2]	state[1]	state[0]	D	N	next[3]	next[2]	next[1]	next[0]	open	
0	0	0	1	0	0	0	0	0	1	0	
				0	1	0	0	1	0	0	
				1	0	0	1	0	0	0	
				1	1	Х	Х	Х	Х	Х	
0	0	1	0	0	0	0	0	1	0	0	
				0	1	0	1	0	0	0	
				1	0	1	0	0	0	0	
				1	1	Х	Х	Х	Х	Х	
0	1	0	0	0	0	0	1	0	0	0	
				0	1	1	0	0	0	0	
				1	0	1	0	0	0	0	
				1	1	Х	Х	Х	Х	Х	
1	0	0	0	Х	Х	1	0	0	0	1	


#### **Next State and Output Function**

```
next[0] = state[0].D'.N'
next[1] = state[0].N + state[1].D'.N'
next[2] = state[0].D + state[1].N + state[2].D'.N'
next[3] = state[1].D + state[2].D + state[2].N + state[3]
open = Q3
```

- ☐ Assume below mentioned primary Ports for Vending Machine
  - Input clk: posedge clock
  - Input rstn: reset should be synchronous negedge reset
  - Input N, D: 1-bit Nickel and Dime inputs indicating Nickel and Dime are deposited if values are '1'
  - Output open: 1-bit open signal indicating vending machine is dispatching candy



**Reference Moore FSM Simulation Waveform** 



#### ☐ Report should include:

- SystemVerilog design code for both Moore and Mealy FSM
- Synthesis resource usage and schematic generated from RTL netlist viewer
- Simulation snapshot and explain simulation result for both Moore and Mealy FSM
- FSM state transition diagram for both Moore and Mealy implementations
- Explanation of FPGA resource usage in report is not required.

#### Note:

- State transition diagram needs to be submitted in report and it can be either hand drawn with
  picture taken and pasted in report or it could be drawn in word or powerpoint or auto-generated
  sate machine diagram from Quartus prime is also acceptable. If submitting auto-generated Quartus
  generated state machine diagram then also attach state transition table generated from Quartus
  prime.
- For Moore FSM diagram from this requirements document can also be used
- Simulation transcript is **not** required in report since there are no prints from testbench

#### ☐ Lab6 folder includes :

- Template design code for Vending machine Moore and Mealy FSM are provided
- Full testbench code for both Moore and Mealy FSM are provided
- For learning purpose, student can change the stimulus in initial block in testbench file.