

Integer Multiplier

ECE-111 Advanced Digital Design Project
Vishal Karna




Homework-6b: Integer Multiplier

☐ Develop SystemVerilog RTL model for N-bit Integer Multiplier

- Develop Finite state machine and state transition diagram for SHIFT and ADD multiplier algorithm
- FSM coding style recommended : Single always block with non-blocking assignment statements within always block.
- Synthesize integer multiplier design for parameter N=4 and run simulation using testbench provided
- Review synthesis results (resource usage and RTL netlist/schematic)
- Review input and output signals in simulation waveform.
- Assume below mentioned primary port names and SystemVerilog RTL module integer_multiplier.
- FSM code framework is provided in Lab folder with comments to help develop the code.
- Integer Multiplier testbench provided in Lab folder has built in checker to ensure design output is expected. See messages in Modelsim transcript window when performing simulation

□ Primary Ports for integer_multiplier module

- Input clock, reset : asynchronous posedge reset
- Input start: 1 cycle pulse generated. Indicates to FSM to start multiplication operation
- Input logic[N-1:0] multiplicand, multiplier: Multiplicand and Multiplier inputs to Integer Multiplier
- Output logic[(2*N):0] product : Result of multiplication includes carry bit as MSB bit
- Output logic done: inidicates that product is available. This is one cycle pulse generated by FSM



Homework-6b: Integer Multiplier

☐ Report should include :

- SystemVerilog FSM design code, State transition diagram (hand drawn snapshot or Snapshot from Quartus either way is fine) and Quartus auto-generated State transition table.
- Synthesis resource usage and schematic generated from RTL netlist viewer

 Simulation snapshot, simulation results transcript snapshot and explain simulation result to confirm RTL model developed works as a integer multiplier

Once Start is '1' multiplicand value clock cycle, 'product' value of 143 11 and multipler value 13 are is available from multiplier FSM ☐ Reference Output Snapshot loaded in load reg Wave - Default dock XINI... (TEST XADD ISH... XTEST XSH... XTEST XADD ISH... XTEST XADD XSH... XDO... XIDLE XINI... XTEST XSH... XTEST 11 product 143 (0 (00 (01 (00 0000 0000 000000000 000000000 +- add operand1 0000 0111 1011 1011 0000 +- add operand2 0000 0101 0010 0110 0000 01011 01101 10001 00101 00000

Once 'done' signal is '1' for single

SHIFT And ADD Method to Perform Integer Multiplier

- ☐ Multiplier: 4'b1101 (13), Multiplicand: 4'b1011 (11), Expected Product = 11 x 13 = 143 (9'b0_1000_0111)
- N-bit Multiplier has N stages of SHIFT and ADD round of computation
- ☐ If Multiplier LSB[0] = 1 Perform ADD of Accumulator + Multiplicand and store back to Accumulator and then perform Right Shift by 1
- ☐ If Multiplier LSB[0] = 0 Perform Right Shift by 1

	Stage-1	Carry	Accumulator	Multiplier	Operation Performed
acc + multiplicand 0 0 0 0 + 1011 = 01011	0	0	0000	1101	Initialize
	=======				
	1	•0	1011	1101	ADD
acc + multiplicand 0 0 1 0 + 1011 = 01101		0	0101	1110	SHIFT >> 1
	2	0	0010	1111	SHIFT
acc + multiplicand 011 0 + 1011 = 1000	3	→ 0	1101	1111	ADD
		0	0110	1111	SHIFT >> 1
	4	1	0000	1111	ADD
		0	1000	0111	SHIFT >> 1


SHIFT And ADD Integer Multiplier Algorithm Summary

☐ Multiplication Process and FSM States :


- **IDLE:** Wait in this state until Start=1. Then move to INITIALIZE state if input signal Start==1
- INITIALIZE: Multiplicand and multiplier are loaded into a load register and a shift register, respectively;
- **TEST:** The LSB in the shift register which contains the multiplier is tested to decide the next state. If shift register LSB is '1', then next state is to **ADD** otherwise next sate is to **SHIFT_AND_COUNT**
- ADD: the Adder adds previous stage add result with Multiplicand and stores the product to the
 accumulation result, back to shift register and then the state machine transits to SHIFT_AND_COUNT state
- SHIFT_AND_COUNT: If shift register content is right shifted by 1 bit position. MSB of shift register '0' is entered
- When the counter reaches to N, then next state is **DONE** stage otherwise next state is **TEST** state for next stage ADD/SHIFT operation
- **DONE:** Done signal is asserted to '1' and shift register content is sent to 'product' output signal

Homework Assignment: Integer Multiplier


☐ Quartus Generated State Machine Diagram and State Table for reference purpose



Block Diagram of Integer Multiplier Using SHIFT and ADD





SHIFT And ADD Integer Multiplier Algorithm Steps Summary





At end of stage-0 count, shift_reg = {0, 4'b0101, 4'b1110}, Repeat these steps until count value == N. And end of stage-3 count, final product will be available

Let's us do simulation of 4-bit Integer Multiplier using SHIFT and ADD Multiplier Algorithm











At end of N-bit count==0 stage, value of shift_reg = {0, 4'b0101, 4'b1110}






Step 7 : Check shift_reg[0] == 1 or 0 ?

Step 8 : since since shift_reg[0] == 1 then Perform Add Operation


Step 9 : Perform Shift operation shift_reg >> 1 and then increment N-bit counter value



Step 10 : Check shift_reg[0] == 1 or 0 ?

Step 11 : since since shift_reg[0] == 1 then Perform Add Operation

Step 12 : Perform Shift operation
shift_reg >> 1 and then increment N-b
counter value



At end of N-bit count==3 stage, value of shift_reg = {0, 4'b1000, 4'b1111} Since count == 3, set done = 1 and product = shift_reg (9'b0_1000_1111) = 143

Integer Multiplier Code Development Hint

☐ Define 6 FSM States

- \Box For N-bit Integer Divider, ensure size of shift register is = N + N + 1 bits
 - N bits to store adder output without carry out in shift register (this is also know as accumulator)
 - N bits to store multiplier value
 - 1 bit to store carryout bit from adder
 - shift register format = {carryout, N-bit Adder output, N-bit Multiplier}
- ☐ Use Carry Look Ahead Adder and Full Adder Module implementation from previous homework assignment

```
// Instantiate N-bit carry lookahead adder
// Pass add_operand1, add_operand2 and sum
// Tie CIN to '0'
carry_lookahead_adder #(.N(N)) adder_inst(

// Student to add code here
// use add_operand1, add_operand2, sum logic (wires) to connect to carry lookahead adder inputs
);
```

// Register to store Adder sum and multipiler

logic[(2*N):0] shift reg;

Integer Multiplier Code Development Hint

☐ Develop FSM code using single always block approach with non-blocking assignment statements within

```
always ff@(posedge clock, posedge reset) begin
if(reset) begin
   count <= 0;
  next_state <= IDLE;</pre>
  load reg <= 0;
  shift reg <= 0;
 end
else begin
   case(next_state)
      // Intialized count, load_reg, shift reg to 0
      // Wait for start signal. if start is '1' then move to INITIALIZE otherwise say in IDLE state
      IDLE: begin
       end
      // Load Multiplicand and Multiplier in a load register and a shift register
      // Initialize count to 0 and then set next_state to TEST
      INITIALIZE: begin
       end
      // Check shift register LSB and based on that perform ADD/Shift operation
      // if LSB='1' then perform ADD followed by Right Shift by 1
      // if LSB='0' then perform Right Shift by 1
      TEST: begin
           if(shift reg[0] == 1'b1) begin
           end
           else begin
           end
       end
```

Integer Multiplier Code Development Hint

☐ FSM code framework.... Continued

```
// Perform ADD operation
      ADD: begin
         // Load shift register : Output sum from Adder which includes carry and retain previous lower bit of shift register
         // move to shift and increment count state (SHIFT AND COUNT)
       end
      // Perform Right Shift by 1 on shift reg and check if count == N
       SHIFT AND COUNT: begin
          // Right shift entire shift reg by 1 position and store result in shift reg
          // Increment count
          if(count == N-1) begin // If 'N' times SHIFT operation performed then move to Done state else go back to Test state
           end
          else begin
           end
       end
      // Staty in DONE state for final product value to be available and done = 1
      DONE: begin
          next state <= IDLE; // Wait for right shift value to be available. This is the final product value.
       end
    endcase
end
```

☐ Using assign statement generate output 'done' and final 'product' value when FSM transitions to DONE state

```
// Generate done=1 when FSM reaches DONE state
assign done = (next_state == DONE) ? 1 : 0;

// Generate Product in DONE state by loading shift_reg value to it
assign product = (next_state == DONE) ? shift_reg : 0;
```