
ECE 111 Winter 2022 HW2 Hao Le A15547504

ALU


ALU module

```
1-bit ALU behavioral code
 2
      module alu // Module start declaration
 3
      #(parameter N=4) // Parameter declaration
 4
    ⊟(
 5
        input logic[N-1:0] operand1, operand2,
 6
        input logic[3:0] operation,
 7
        output logic[(2*N)-1:0] alu_out
 8
 9
        // always procedural block describing alu operations
10
11
        always@(operand1 or operand2 or operation)
12
    begin
13
         case(operation)
    14
            4'b0000 : alu_out = operand1 + operand2;
15
            4'b0001 : alu_out = operand1 - operand2;
16
            4'b0010 : alu_out = operand1 * operand2;
            4'b0011 : alu_out = operand1 % operand2;
17
18
            4'b0100 : alu_out = operand1 / operand2;
19
            4'b0101 : alu_out = operand1 & operand2;
20
            4'b0110 : alu_out = operand1 | operand2;
21
            4'b0111 : alu_out = operand1 ^ operand2;
22
            4'b1000 : alu_out = operand1 && operand2;
23
            4'b1001 : alu_out = operand1 || operand2;
            4'b1010 : alu_out = operand1 << 1;
24
25
            4'b1011 : alu_out = operand1 >> 1;
26
            4'b1100 : alu_out = operand1 == operand2;
27
            4'b1101 : alu_out = operand1 != operand2;
28
            4'b1110 : alu_out = operand1 < operand2;
29
            4'b1111 : alu_out = operand1 > operand2;
30
            default : alu_out = operand1 + operand2;
31
         endcase
32
33
        end
34
      endmodule: alu
35
36
```

```
// N-bit ALU TOP RTL code
         module alu_top // Module start declaration
#(parameter N=4) // Parameter declaration
( input logic clk, reset,
   input logic[N-1:0]operand1, operand2,
   input logic[3:0] select,
   output logic[(2*N)-1:0] result
 2
 3
 4
 5
 6
 7
8
        );
 9
            // Local net declaration
logic[(2*N):0] alu_out;
10
11
12
13
              alu #(.N(4)) alu_instance(
       .operand1(operand1),
14
15
               .operand2(operand2),
               .operation(select),
16
               .alu_out(alu_out)
17
18
19
20
            // Adding flipflop at the output of ALU
              always@(posedge clk or posedge reset) begin if(reset == 1) begin
21
22
       23
                  result <= 0;
24
               end
25
       Ė
               else begin
26
                  result <= alu_out;
27
               end
28
              end
29
30
         endmodule: alu_top // Module alu_top end declaration
31
```




Post-mapping netlist (ALU top)



Resource usage (ALU top)

		Resource	Usage
1	~	Estimated ALUTs Used	113
1		Combinational ALUTs	113
2		Memory ALUTs	0
3		LUT_REGs	0
2		Dedicated logic registers	8
3			
4	~	Estimated ALUTs Unavailable	9
1		Due to unpartnered combinational logic	9
2		Due to Memory ALUTs	0
5			
6		Total combinational functions	113
7	~	Combinational ALUT usage by number of inputs	
1		7 input functions	3
2		6 input functions	6
3		5 input functions	21
4		4 input functions	31
5		<=3 input functions	52
8			
9	~	Combinational ALUTs by mode	
1		normal mode	54
2		extended LUT mode	3
3		arithmetic mode	33
4		shared arithmetic mode	23
10			
11		Estimated ALUT/register pairs used	122
12			
13	~	Total registers	8
1		Dedicated logic registers	8
2		I/O registers	0
3		LUT_REGs	0
14			
15			
16		I/O pins	22
17			
18		DSP block 18-bit elements	0
19			



The simulation waveform shows the ALU performing all 16 operations correctly on the given operands, as follows:

- 1. 2 + 1 = 3
- 2. 9-5=4
- 3. 12 * 10 = 120
- 4. 7% 4 = 3. This is because the remainder to 7/4 is 3.
- 5. 12/6=2
- 6. 9 & 8 = 1001 & 1000 = 1000 = 8 in decimal.
- 7. $5 \mid 10 = 0101 \& 1010 = 1111 = 15$ in decimal.
- 8. $1 ^ 3 = 0001 \text{ XOR } 0011 = 0010 = 2 \text{ in decimal.}$
- 9. 9 && 8 = 1, because both operands are larger than 1, so this is a boolean True. Thus, True AND True make True, 1 in decimal.
- 10. 5 | 10 = 1, because 5 (True) OR 10 (True) is True, 1 in decimal.
- 11. 4 << 1 = 8, because 0100 shifted 1 to the left is 1000 which is 8 in decimal; this is equivalent to multiplying by 2.
- 12. $4 \gg 1 = 2$, because a logical shift to the right by 1 is equivalent to dividing by 2.
- 13. 5 == 5 = 1, because the equality is true.
- 14. 3!=8=1, because the inequality is true.
- 15. 9 < 7 = 0, because 9 is not less than 7.
- 16. 13 < 10 = 1, because 13 is greater than 10.

Up-down Counter

Up counter module

```
// 4-bit counter RTL behavioral code
 2
       module up_counter
                            // Module start declaration
 3
        // Parameter declaration, count signal width set to '4'
 4
        #(parameter WIDTH=4)
 5
     input logic clk,
input logic clear,
 6
 8
           output logic[WIDTH-1:0] count
 9
        );
10
        // Local variable declaration
logic[WIDTH-1:0] cnt_value;
11
12
13
14
        // always procedural block describing up counter behavior
15
        always @(posedge clk or posedge clear)
16
          begin
            if (clear == 1)
17
18
               cnt_value = 0;
19
            else
20
              cnt_value = cnt_value + 1;
21
22
23
        // Counter value assigned to output port count
        assign count = cnt_value;
24
25
       endmodule: up_counter // Module end declaration
```

Down counter module


```
// 4-bit counter RTL code
      module down_counter // Module start declaration
 2
 3
        // Parameter declaration, count signal width set to '4'
 4
5
       #(parameter WIDTH=4)
     6
7
           input logic clk,
input logic clear,
 8
           output logic[WIDTH-1:0] count
 9
       );
10
11
        // Local variable declaration
       logic[WIDTH-1:0] cnt_value;
12
13
14
        // always procedural block describing up counter behavior
15
       always @(posedge clk or posedge clear)
16
         begin
     17
            if (clear == 1)
18
              cnt_value = 15;
19
            else
20
              cnt_value = cnt_value - 1;
          end
21
22
        // Counter value assigned to output port count
23
24
       assign count = cnt_value;
25
26
      endmodule: down_counter // Module end declaration
```

```
// 2to1 Multiplexor RTL code
       module mux_2x1 #(parameter WIDTH=4)
 3
     □(
          input logic[WIDTH-1:0] in0, // Student to change in0 width to 4
input logic[WIDTH-1:0] in1, // Student to change in1 width to 4
input logic sel,
 4
 5
 6
 7
          output logic[WIDTH-1:0] out // Student to change out width to 4
      );
 8
 9
          // always procedural block describing 2to1 Multiplexor behavior
10
11
          always @(sel or in0 or in1)
12
          begin
     13
              if(sel == 0)
                 out = in0;
14
15
              else
16
                out = in1:
17
          end
18
        endmodule
19
```


Up-down counter module

```
// 4-bit up and down counter RTL code
module up_down_counter // Module start declaration
 1
 2
 3
         // Parameter declaration, count signal width set to
 4
5
        #(parameter WIDTH=4)
     6
            input logic clk,
            input logic clear,
input logic select,
output logic[WIDTH-1:0] count_value
 7
 8
 9
10
        );
11
         // Local variable declaration
logic[WIDTH-1:0] up_count_value, down_count_value;
12
13
14
15
     □ up_counter #(.WIDTH(4)) up_counter_instance(
16
17
         .clk(clk),
         .clear(clear),
18
19
          .count(up_count_value)
20
21
22
     ☐ down_counter #(.WIDTH(4)) down_counter_instance(
23
          .clk(clk),
24
          .clear(clear),
25
          .count(down_count_value)
26
27
28
     mux_2x1 #(.WIDTH(4)) mux_2x1_instance(
29
         .in0(up_count_value),
30
          .in1(down_count_value),
         .sel(select),
31
32
          .out(count_value)
33
        );
34
35
       endmodule: up_down_counter // Module end declaration
```

RTL netlist (Up-down counter)




Post-mapping netlist (Up-down counter)



Resource usage (Up-down counter)

		Resource	Usage
1	~	Estimated ALUTs Used	10
1		Combinational ALUTs	10
2		Memory ALUTs	0
3		LUT_REGs	0
2		Dedicated logic registers	6
3			
4	~	Estimated ALUTs Unavailable	0
1		Due to unpartnered combinational logic	0
2		Due to Memory ALUTs	0
5			
6		Total combinational functions	10
7	~	Combinational ALUT usage by number of inputs	
1		7 input functions	0
2		6 input functions	0
3		5 input functions	0
4		4 input functions	2
5		<=3 input functions	8
8			
9	~	Combinational ALUTs by mode	
1		normal mode	10
2		extended LUT mode	0
3		arithmetic mode	0
4		shared arithmetic mode	0
10			
11		Estimated ALUT/register pairs used	10
12			
13	~	Total registers	6
1		Dedicated logic registers	6
2		I/O registers	0
3		LUT_REGs	0
14			
15			
16		I/O pins	7
17			
18		DSP block 18-bit elements	0

Testbench simulation waveform



The simulation shows that the up-down counter works. The first half of the simulation shows the counting up phase, indicated by the constant 0 input of the select line. The clear pulse sets the up counter back to 0, and on every positive edge of the clock, the output count_value increments, until it reaches 15 and wraps back to 0 due to the 4-bit width limitation. The second half of the simulation is the count down phase, indicated by the select line going to 1. The clear pulse now resets the count down to 15, which is followed by a decrement on every positive clock – when the count_value reaches 0, it wraps back to 15 because of the discussed bit width limitation.