

ECE 111 Winter 2022

HW7


Hao Le A15547504

## UART Receiver

Code

```
1 // UART RX RTL code
2 module uart_rx #(parameter NUM_CLKS_PER_BIT=16)
3 (input logic clk, rstn,
4 input logic rx, // input serial incoming data
5 output logic done, // indicates 8-bit serial data is converted into 8-bit
6 output logic [7:0] dout // 8-bit parallel data output
7 );
8
9 // count variable
10 logic [log2(NUM_CLKS_PER_BIT)-1:0] count;
11
12 // state encoding and state variable
13 enum logic [3:0] {
14     RX_IDLE = 4'b0000,
15     RX_START_BIT = 4'b0001,
16     RX_DATA_BIT0 = 4'b0010,
17     RX_DATA_BIT1 = 4'b0011,
18     RX_DATA_BIT2 = 4'b0100,
19     RX_DATA_BIT3 = 4'b0101,
20     RX_DATA_BIT4 = 4'b0110,
21     RX_DATA_BIT5 = 4'b0111,
22     RX_DATA_BIT6 = 4'b1000,
23     RX_DATA_BIT7 = 4'b1001,
24     RX_STOP_BIT = 4'b1010;
25 } state;
26
27 always_ff @(posedge clk) begin
28     if (rstn) begin
29         done <= 0;
30         count <= 0;
31         dout <= 0;
32         state <= RX_IDLE;
33     end
34     else begin
35         case (state)
36
37             RX_IDLE: begin
38                 done <= 0;
39                 count <= 0;
40                 dout <= 0;
41                 // wait for rx = 0 indicating start bit
42                 if (rx == 0) state <= RX_START_BIT;
43                 else state <= RX_IDLE;
44             end
45
46             RX_START_BIT: begin
47                 // sample start bit value at mid-point, for start bit counter
48                 // value = 7 is midpoint
49                 // wait for rx to transition from 1 to 0
50                 if (rx == 0 && count == ((NUM_CLKS_PER_BIT-1)/2)) begin
51                     done <= 0;
52                     state <= RX_DATA_BIT0;
53                     count <= 0;
54                     dout <= 0;
55                     end else begin
56                         count <= count + 1;
57                     end
58             end
59
60             RX_DATA_BIT0: begin
61                 if (count == NUM_CLKS_PER_BIT-1) begin
62                     done <= 0;
63                     state <= RX_DATA_BIT1;
64                     count <= 0;
65                     dout[0] <= rx;
66                     end else begin
67                         count <= count + 1;
68                     end
69             end
70
71             RX_DATA_BIT1: begin
72                 if (count == NUM_CLKS_PER_BIT-1) begin
73                     done <= 0;
74                     state <= RX_DATA_BIT2;
75                     count <= 0;
76                     dout[1] <= rx;
77                     end else begin
78                         count <= count + 1;
79                     end
80             end
81
82             RX_DATA_BIT2: begin
83                 if (count == NUM_CLKS_PER_BIT-1) begin
84                     done <= 0;
85                     state <= RX_DATA_BIT3;
86                     count <= 0;
87                     dout[2] <= rx;
88                     end else begin
89                         count <= count + 1;
90                     end
91             end
92
93             RX_DATA_BIT3: begin
94                 if (count == NUM_CLKS_PER_BIT-1) begin
95                     done <= 0;
96                     state <= RX_DATA_BIT4;
97                     count <= 0;
98                     dout[3] <= rx;
99                     end else begin
100                         count <= count + 1;
101                     end
102             end
103
104             RX_DATA_BIT4: begin
105                 if (count == NUM_CLKS_PER_BIT-1) begin
106                     done <= 0;
107                     state <= RX_DATA_BIT5;
108                     count <= 0;
109                     dout[4] <= rx;
110                     end else begin
111                         count <= count + 1;
112                     end
113             end
114
115             RX_DATA_BIT5: begin
116                 if (count == NUM_CLKS_PER_BIT-1) begin
117                     done <= 0;
118                     state <= RX_DATA_BIT6;
119                     count <= 0;
120                     dout[5] <= rx;
121                     end else begin
122                         count <= count + 1;
123                     end
124             end
125
126             RX_DATA_BIT6: begin
127                 if (count == NUM_CLKS_PER_BIT-1) begin
128                     done <= 0;
129                     state <= RX_DATA_BIT7;
130                     count <= 0;
131                     dout[6] <= rx;
132                     end else begin
133                         count <= count + 1;
134                     end
135             end
136
137             RX_DATA_BIT7: begin
138                 if (count == NUM_CLKS_PER_BIT-1) begin
139                     done <= 0;
140                     state <= RX_STOP_BIT;
141                     count <= 0;
142                     dout[7] <= rx;
143                     end else begin
144                         count <= count + 1;
145                     end
146             end
147
148             default: begin
149                 done <= 0;
150                 state <= RX_IDLE;
151                 count <= 0;
152             end
153         endcase
154     end
155 end
156
157 endmodule: uart_rx
```


RTL netlist



Resource usage


	Resource	Usage
1	Estimated ALUTs Used	32
1	-- Combinational ALUTs	32
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	24
3		
4	Estimated ALUTs Unavailable	15
1	-- Due to unpartnered combinational logic	15
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	32
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	1
2	-- 6 input functions	14
3	-- 5 input functions	4
4	-- 4 input functions	9
5	-- <=3 input functions	4
8		
9	Combinational ALUTs by mode	
1	-- normal mode	31
2	-- extended LUT mode	1
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	47
12		
13	Total registers	24
1	-- Dedicated logic registers	24
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	12
17		
18	DSP block 18-bit elements	0
19		

## State diagram



	Source State	Destination State	Condition
1	RX_DATA_BIT0	RX_DATA_BIT1	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
2	RX_DATA_BIT0	RX_DATA_BIT0	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
3	RX_DATA_BIT0	RX_IDLE	!(rsten)
4	RX_DATA_BIT1	RX_DATA_BIT2	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
5	RX_DATA_BIT1	RX_DATA_BIT1	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
6	RX_DATA_BIT1	RX_IDLE	!(rsten)
7	RX_DATA_BIT2	RX_DATA_BIT2	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
8	RX_DATA_BIT2	RX_DATA_BIT3	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
9	RX_DATA_BIT2	RX_IDLE	!(rsten)
10	RX_DATA_BIT3	RX_DATA_BIT4	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
11	RX_DATA_BIT3	RX_DATA_BIT3	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
12	RX_DATA_BIT3	RX_IDLE	!(rsten)
13	RX_DATA_BIT4	RX_DATA_BIT4	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
14	RX_DATA_BIT4	RX_DATA_BIT5	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
15	RX_DATA_BIT4	RX_IDLE	!(rsten)
16	RX_DATA_BIT5	RX_DATA_BIT6	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
17	RX_DATA_BIT5	RX_DATA_BIT5	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
18	RX_DATA_BIT5	RX_IDLE	!(rsten)
19	RX_DATA_BIT6	RX_DATA_BIT7	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
20	RX_DATA_BIT6	RX_DATA_BIT6	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
21	RX_DATA_BIT6	RX_IDLE	!(rsten)
22	RX_DATA_BIT7	RX_DATA_BIT7	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
23	RX_DATA_BIT7	RX_STOP_BIT	(count[0]).(count[1]).(count[2]).(count[3]).(rsten)
24	RX_DATA_BIT7	RX_IDLE	!(rsten)
25	RX_IDLE	RX_START_BIT	!(rx).(rsten)
26	RX_IDLE	RX_IDLE	!(rx).(rsten) + (rx)
27	RX_START_BIT	RX_START_BIT	!(always0).(rsten)
28	RX_START_BIT	RX_DATA_BIT0	(always0).(rsten)
29	RX_START_BIT	RX_IDLE	!(rsten)
30	RX_STOP_BIT	RX_STOP_BIT	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten)
31	RX_STOP_BIT	RX_IDLE	!(count[0]).(rsten) + (count[0]).!(count[1]).(rsten) + (count[0]).(count[1]).!(count[2]).(rsten) + (count[0]).(count[1]).(count[2]).!(count[3]).(rsten) + (count[0]).(count[1]).(count[2]).(count[3])

## Testbench simulation waveform




- When rx first goes low, this indicates a start bit, and we can observe the state variable going to that state
- Then, for 16 clock cycles from the halfway point of that start bit, we can observe the dout register getting values changed from LSB to MSB
- Moreover, the state also changes at the halfway point of every bit, indicating that the incoming bits are being sampled at the right times
- Once the eighth bit has been sampled, the state changes to the stop state, where the stop bit is sampled as a high – subsequently the done bit is raised high as a pulse, dout represents the received byte, then the receiver goes back to idle state
- The receiver DUT passes all the tests
- Described above are signs that the receiver is behaving correctly

## UART TX-RX Communication System

Code

```
1 // UART TX RTL Code
2 module uart_top #(parameter NUM_CLKS_PER_BIT=16)
3   (input logic tx_clk, tx_rstn, rx_clk, rx_rstn,
4    input logic[7:0] tx_din,
5    input logic tx_start,
6    output logic tx_done, rx_done,
7    output logic[7:0] rx_dout);
8
9
10 // wire to connect output of uart_tx "tx" signal to
11 // uart_rx "rx" signal
12 logic serial_data_bit;
13
14
15   uart_tx #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_tx_inst(
16     .clk(tx_clk),
17     .rstn(tx_rstn),
18     .din(tx_din),
19     .start(tx_start),
20     .done(tx_done),
21     .tx(serial_data_bit)
22   );
23
24   uart_rx #(.NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_rx_inst(
25     .clk(rx_clk),
26     .rstn(rx_rstn),
27     .rx(serial_data_bit),
28     .done(rx_done),
29     .dout(rx_dout)
30   );
31
32 endmodule: uart_top
```



RTL netlist



Resource usage

	Resource	Usage
1	Estimated ALUTs Used	51
1	-- Combinational ALUTs	51
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	38
3		
4	Estimated ALUTs Unavailable	24
1	-- Due to unpartnered combinational logic	24
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	51
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	3
2	-- 6 input functions	21
3	-- 5 input functions	9
4	-- 4 input functions	12
5	-- <=3 input functions	6
8		
9	Combinational ALUTs by mode	
1	-- normal mode	48
2	-- extended LUT mode	3
3	-- arithmetic mode	0
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	75
12		
13	Total registers	38
1	-- Dedicated logic registers	38
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	23
17		
18	DSP block 18-bit elements	0
19		

## Testbench simulation waveform



```
add wave -r sim:/uart_top_testbench/DUT/*
VSIM6> run -all
# Test Passed - Correct Byte Received time=          3150  expected=a5   actual=a5
# Test Passed - Correct Byte Received time=          6430  expected=a8   actual=a8
# Test Passed - Correct Byte Received time=          9710  expected=ab   actual=ab
# Test Passed - Correct Byte Received time=         12990  expected=ae   actual=ae
# ** Note: $finish      : C:/Repos/ECE-111/HW7/Lab7/uart_top/uart_top_testbench.sv(109)
#   Time: 13650 ns  Iteration: 0  Instance: /uart_top_testbench
# 1
```

- Shown above is the detailed waveform of both tx and rx UART modules working together, where the tx module transmits 4 different bytes loaded in through tx\_din, and the rx deserializes the byte and outputs that to rx\_dot
- For example, the first byte to be transmitted is A5 in hexadecimal. After tx\_start goes high, this signals tx to start serializing what is in tx\_din which is A5
- After the starting of tx, we also see rx\_dout start to change, indicating that rx has received that start bit, so it starts reading
- We can also observe the wire connecting the modules taking on the serialized data, on wire serial\_data\_bit
- Once rx has received all eight bits, it pulls rx\_done high to indicate so. Similarly, tx also pulls tx\_done high
- The end data is output to rx\_dout. It matches with what was initially fed into tx\_din
- Described above is the correct behavior between the two modules, for all four test cases


# UART Control System

## RX Control code

```
1 // UART RX CONTROL RTL Code
2 module uart_rx_control #(parameter NUM_OF_BYTES = 16)
3 (
4     input logic clk, rstn, // clock, synchronous active low reset
5     output logic [7:0] mem_write_data, // output data byte to be write
6     output logic [3:0] mem_write_addr, // address to memory to write da
7     output logic mem_write_enable, // if set to '1', write data byte to
8     input logic uart_rx_done, // comes from uart_rx FSM as indication
9     input logic [7:0] uart_rx_data, // parallel data byte received fro
10    output logic message_received // indicates that all data bytes are
11 );
12
13 // local variable
14 logic [7:0] received_data;
15
16 // Variable to count number of data bytes received
17 integer j;
18
19 // state encoding and state variable
20 enum logic [1:0] {
21     IDLE = 2'b00, // IDLE FSM state
22     WAIT = 2'b01, // FSM state to wait for uart_rx FSM to send data
23     WRITE = 2'b10, // FSM state to write data byte to write to RAM m
24 } state;
25
26 // FSM with single always block for next state,
27 // present state flipflop and output logic
28 // Note : use non-blocking assignment statement in always_ff block.
29 // Do not have any blocking assignment statements inside always_ff b1
30 always_ff @(posedge clk) begin
31     if (!rstn) begin
32         mem_write_addr <= 0;
33         mem_write_data <= 0;
34         mem_write_enable <= 0;
35         message_received <= 0;
36         j <= 0;
37         state <= IDLE;
38     end
39     else begin
40         case (state)
41             // Initialize memory write address, write enable control and mem
42             // Initialize message_received, j to 0
43             // Then move to WAIT state
44             IDLE: begin
45                 mem_write_addr <= 0;
46                 mem_write_data <= 0;
47                 mem_write_enable <= 0;
48                 message_received <= 0;
49                 j <= 0;
50                 state <= WAIT;
51             end
52
53             // wait for uart_rx FSM to indicate data byte is available
54             // This is done by waiting for uart_rx_done == 1 and then read u
55             // and store it to received_data local variable. Then move to WR
56             // to RAM memory in testbench
57             // Check if all data bytes have been received from uart_rx FSM,
58             // wait for uart_rx_done == 1 as mentioned above.
59             WAIT: begin
60                 if (j < NUM_OF_BYTES) begin
61                     if (uart_rx_done == 1) begin
62                         state <= WRITE;
63                     end
64                     else begin
65                         state <= WAIT;
66                         received_data <= uart_rx_data;
67                     end
68                 end
69                 else begin
70                     message_received <= 1;
71                     state <= IDLE;
72                 end
73             end
74
75             // write data byte to RAM memory inside testbench
76             // This can be achieved by setting mem_write_en
77             // memory address and copy received_data to mem
78             WRITE: begin
79                 mem_write_addr <= j;
80                 mem_write_data <= received_data;
81                 mem_write_enable <= 1;
82                 j <= j + 1;
83                 state <= WAIT;
84             end
85
86             default: begin
87                 state <= IDLE;
88             end
89         endcase
90     end
91 end
92
93 endmodule: uart_rx_control
```



## RX Control state diagram



	Source State	Destination State	Condition
1	IDLE	WAIT	(rstn)
2	IDLE	IDLE	(!rstn)
3	WAIT	WRITE	(uart_rx_done).(LessThan0).(rstn)
4	WAIT	WAIT	(!uart_rx_done).(LessThan0).(rstn)
5	WAIT	IDLE	(!LessThan0) + (LessThan0).(!rstn)
6	WRITE	WAIT	(rstn)
7	WRITE	IDLE	(!rstn)


## TX Control code

```

1 // UART TX CONTROL RTL Code
2 module uart_tx_control #(parameter NUM_OF_BYTES = 4)
3
4     input logic clk, rstn, // clock, synchronous active low reset
5     input logic [7:0] mem_read_data, // input data bytes from memory
6     output logic [3:0] mem_read_addr, // address to memory to read data
7     output logic mem_read_enable, // if set to '0', read data from memory
8     output logic transmission_done, // set to '1' by FSM when transmission is done
9     input logic uart_tx_done, // comes from uart_tx FSM as input
10    output logic [7:0] uart_tx_data, // data byte sent to uart
11    output logic uart_tx_start // tx control FSM instructs uart to start tx
12
13
14    // variable to count number of data bytes transmitted
15    integer j;
16
17    // state encoding and state variable
18    enum logic [2:0] {
19        IDLE = 3'b000, // IDLE FSM State
20        READ = 3'b001, // Memory Read FSM State tx
21        DELAY = 3'b010, // wait for Read data from memory
22        TRANSMIT = 3'b011, // Send data byte to uart_tx
23        WAIT = 3'b100 // waits for tx done from uart_tx
24    } state;
25
26    // FSM with single always block for next state,
27    // present state flipflop and output logic
28    // Note : use non-blocking assignment statement in always_ff
29    // Do not have any blocking assignment statements inside always_ff
30    always_ff @(posedge clk) begin
31        if (!rstn) begin
32            mem_read_addr <= 0;
33            mem_read_enable <= 0;
34            transmission_done <= 0;
35            uart_tx_data <= 0;
36            uart_tx_start <= 0;
37            state <= IDLE;
38            j <= 0;
39        end
40        else begin
41            case (state)
42            IDLE: begin
43                mem_read_addr <= 0;
44                mem_read_enable <= 0;
45                transmission_done <= 0;
46                uart_tx_data <= 0;
47                uart_tx_start <= 0;
48                state <= READ;
49                j <= 0;
50            end
51            READ: begin
52                if (j < NUM_OF_BYTES) begin
53                    mem_read_addr <= j;
54                    mem_read_enable <= 1;
55                    transmission_done <= 0;
56                    uart_tx_data <= 0;
57                    uart_tx_start <= 0;
58                    state <= DELAY;
59                end
60                else begin
61                    state <= IDLE;
62                    transmission_done <= 1;
63                end
64            end
65            DELAY: begin
66                state <= TRANSMIT;
67            end
68            TRANSMIT: begin
69                uart_tx_data <= mem_read_data;
70                uart_tx_start <= 1;
71                state <= WAIT;
72            end
73            WAIT: begin
74                if (uart_tx_done == 1) begin
75                    j <= j + 1;
76                    state <= READ;
77                end
78                else begin
79                    state <= WAIT;
80                end
81            end
82            default: begin
83                state <= IDLE;
84            end
85        endcase
86    end
87    endmodule: uart_tx_control

```

TX Control state diagram




	Source State	Destination State	Condition
1	DELAY	IDLE	(!rstn)
2	DELAY	TRANSMIT	(rstn)
3	IDLE	IDLE	(!rstn)
4	IDLE	READ	(rstn)
5	READ	DELAY	(LessThan0).(rstn)
6	READ	IDLE	(!LessThan0) + (LessThan0).(!rstn)
7	TRANSMIT	IDLE	(!rstn)
8	TRANSMIT	WAIT	(rstn)
9	WAIT	IDLE	(!rstn)
10	WAIT	WAIT	(!uart_tx_done).(rstn)
11	WAIT	READ	(uart_tx_done).(rstn)

## UART Control System code

```
1 // UART Control System Top Level Module
2 module uart_control_system #(parameter NUM_CLKS_PER_BIT=16, parameter NUM_OF_BYTES=4)
3
4     (
5         input logic clock, rstn, // posedge clock and synchronous active low reset
6         output logic[3:0] mem_write_addr, // memory write address generated to write RAM in testbench
7         output logic[7:0] mem_write_data, // memory write data generated to write data to RAM in testbench
8         output logic mem_write_enable, // memory write enable generated to enable writing to RAM in testbench
9         input logic[7:0] mem_read_data, // memory read data returned from ROM in testbench
10        output logic[3:0] mem_read_addr, // memory read address generated to read ROM in testbench
11        output logic mem_read_enable, // memory read enable generated to enable reading of ROM in testbench
12        output logic transmission_done, // indicates all data bytes have been transmitted by uart tx control system
13        output logic message_received // indicates all data bytes have been received by uart rx control system
14    );
15
16    // local variable
17    logic tx_start;
18    logic tx_done;
19    logic [7:0] tx_data;
20    logic [7:0] rx_data;
21    logic rx_done;
22
23    // Instantiate UART TX CONTROL Module
24    uart_tx_control #(NUM_OF_BYTES(NUM_OF_BYTES)) tx_control_fsm(
25        .clk(clock),
26        .rstn(rstn),
27        .mem_read_data(mem_read_data), // connect to mem_read_data input primary port
28        .mem_read_addr(mem_read_addr), // connect to mem_read_addr output primary port
29        .mem_read_enable(mem_read_enable), // connect to mem_read_enable output primary port
30        .transmission_done(transmission_done), // connect to transmission_done output primary port
31        .uart_tx_done(tx_done), // connect to tx_done coming from uart_top module instance
32        .uart_tx_data(tx_data), // connect to tx_data going into uart_top module instance
33        .uart_tx_start(tx_start) // connect to tx_start going into uart_top module instance
34    );
35
36    // Instantiate UART RX CONTROL Module
37    // Note : Student to make connections below for uart_rx_control module instantiation
38    uart_rx_control #(NUM_OF_BYTES(NUM_OF_BYTES)) rx_control_fsm(
39        .clk(clock),
40        .rstn(rstn),
41        .mem_write_data(mem_write_data), // connect to mem_write_data output primary port
42        .mem_write_addr(mem_write_addr), // connect to mem_write_addr output primary port
43        .mem_write_enable(mem_write_enable), // connect to mem_write_enable output primary port
44        .message_received(message_received), // connect to message_received output primary port
45        .uart_rx_done(rx_done), // connect to rx_done coming from uart_top module instance
46        .uart_rx_data(rx_data) // connect to rx_data coming from uart_top module instance
47    );
48
49    // Instantiate UART TOP Module
50    // uart_top module code has two child modules instantiated : uart_rx and uart_tx modules
51    // and uart_tx outout tx signal is connected to input rx signal of uart_rx module
52    // See definition of uart_top in uart_top.sv
53    uart_top #(NUM_CLKS_PER_BIT(NUM_CLKS_PER_BIT)) uart_top_inst(
54        .tx_clk(clock),
55        .tx_rstn(rstn),
56        .rx_clk(clock),
57        .rx_rstn(rstn),
58        .tx_start(tx_start), // connected to uart_tx_start port of uart_tx_control module instance
59        .tx_done(tx_done), // connected to uart_tx_done port of uart_tx_control module instance
60        .tx_din(tx_data), // connected to uart_tx_data port of uart_tx_control module instance
61        .rx_done(rx_done), // connected to uart_rx_done port of uart_rx_control module instance
62        .rx_dout(rx_data) // connected to uart_rx_data port of uart_rx_control module instance
63    );
64 endmodule : uart_control_system
```


RTL netlist



Resource usage

	Resource	Usage
1	Estimated ALUTs Used	223
1	-- Combinational ALUTs	223
2	-- Memory ALUTs	0
3	-- LUT_REGS	0
2	Dedicated logic registers	146
3		
4	Estimated ALUTs Unavailable	26
1	-- Due to unpartnered combinational logic	26
2	-- Due to Memory ALUTs	0
5		
6	Total combinational functions	223
7	Combinational ALUT usage by number of inputs	
1	-- 7 input functions	3
2	-- 6 input functions	33
3	-- 5 input functions	11
4	-- 4 input functions	89
5	-- <=3 input functions	87
8		
9	Combinational ALUTs by mode	
1	-- normal mode	156
2	-- extended LUT mode	3
3	-- arithmetic mode	64
4	-- shared arithmetic mode	0
10		
11	Estimated ALUT/register pairs used	261
12		
13	Total registers	146
1	-- Dedicated logic registers	146
2	-- I/O registers	0
3	-- LUT_REGS	0
14		
15		
16	I/O pins	30
17		
18	DSP block 18-bit elements	0
19		

## Testbench simulation waveform



```
# Test Passed - Correct Byte 0 Received time=12980 ns expected byte data=a5 actual byte data=a5
# Test Passed - Correct Byte 1 Received time=12980 ns expected byte data=a8 actual byte data=a8
# Test Passed - Correct Byte 2 Received time=12980 ns expected byte data=ab actual byte data=ab
# Test Passed - Correct Byte 3 Received time=12980 ns expected byte data=ae actual byte data=ae
# ** Note: $finish : C:/Repos/ECE-111/HW7/Lab7/uart_control_system/uart_control_system_testbench.sv(1
```

- The data being read from memory by the tx controller is matched with the data written to memory by the rx controller – we can observe this by seeing mem\_read\_data being matched by mem\_write\_data after rx\_done signal goes high to indicate all 8 bits have been received by the UART top module
- When all four bytes have been transferred, message\_received goes high indicating that all 4 bytes have been written to memory
- Described above is the correct behavior for the UART control system