

Booth Multiplier (Signed Integer Multiplication)

ECE-111 Advanced Digital Design Project
Brandon Saldanha





Booth Multiplication Algorithm

- Same structure as the integer multiplier. Booth algorithm is extended to handle signed integer multiplication.
- Let **m** and **r** be the multiplicand and multiplier, respectively; and let x represent the number of bits in **m** and **r**.
- Determine the values of A and S, and the initial value of P. All of these numbers should have a length equal to (x + y + 2).
 - A: Fill the most significant (leftmost) bits with the value of \mathbf{m} , extended with the sign. Fill the remaining (x + 1)bits with zeros.
 - S: Fill the most significant bits with the value of (-m) in two's complement notation, extended with the sign. Fill the remaining (y + 1) bits with zeros.
 - P: Fill the most significant x + 1 bits with zeros. To the right of this, append the value of \mathbf{r} . Fill the least significant (rightmost) bit with a zero.
- Determine the two least significant (rightmost) bits of P.
 - If they are 01, find the value of P + A. Ignore any overflow.
 - If they are 10, find the value of P + S. Ignore any overflow.
 - If they are 00, do nothing. Use P directly in the next step.
 - If they are 11, do nothing. Use P directly in the next step.
- Arithmetically shift the value obtained in the 2nd step by a single place to the right. Let P now equal this new value.
- Repeat steps 2 and 3 until they have been done x times.
- Drop the least significant (rightmost) and most significant (leftmost) bit from P. This is the product of m and r. 2

What is Arithmetic Shift Operation

- An **arithmetic shift** is a shift operator, sometimes termed a **signed shift** (though it is not restricted to signed operands).
- ☐ The two basic types are the arithmetic left shift (<<<) and the arithmetic right shift (>>>)
 - For binary numbers is a bitwise operation that shifts all of the bits of its operand
 - Every bit in the operand is simply moved a given number of bit positions, and the vacant bit-positions are filled in
 - Instead of being filled with all Os, as in logical shift, when shifting to the right, the leftmost bit (usually the sign bit in signed integer representations) is replicated to fill in all the vacant positions (this is a kind of sign extensions)






Homework-6c: Booth Multiplier

☐ Develop SystemVerilog RTL model for N-bit Booth Multiplier

- Develop Finite state machine and state transition diagram for Booth multiplier algorithm
- FSM coding style recommended : Single always block with non-blocking assignment statements within always block.
- Synthesize booth multiplier design for parameter N=4 and run simulation using testbench provided
- Review synthesis results (resource usage and RTL netlist/schematic)
- Review input and output signals in simulation waveform.
- Assume below mentioned primary port names and SystemVerilog RTL module booth_multiplier.
- Note: FSM code framework is provided in Lab folder with comments to help develop the code.
- Testbench provided has built in checker to ensure design output is expected. See messages in Modelsim transcript window when performing simulation

□ Primary Ports for booth_multiplier module

- Input clock, reset : posedge clock and asynchronous posedge reset
- Input start: 1 cycle pulse generated. Indicates to FSM to start multiplication operation
- Input logic[N-1:0] multiplicand, multiplier: Multiplicand and Multiplier inputs to Integer Multiplier
- Output logic[(2*N)-1:0] product : Result of multiplication includes carry bit as MSB bit
- Output logic done: Indicates that product is available. This is one cycle pulse generated by FSM.



Homework-6c: Booth Multiplier

☐ Report should include :

- SystemVerilog FSM design code and State transition diagram (snapshot of hand drawn diagram or Quartus auto-generated diagram, either is acceptable)
- Synthesis resource usage and schematic generated from RTL netlist viewer

Simulation snapshot and explain simulation result to confirm RTL model developed works as a integer

multiplier


☐ Reference Output Snapshot

Cursor 1

538200 ps

Once Start is '1' multiplicand value
-3 and multipler value -5 and 5 are
loaded in load_reg_pos and
load_reg_pos and

Once 'done' signal is '1' for single clock cycle, 'product' value of 15 is available from multiplier FSM



Booth Method to Perform Signed Integer Multiplier

- ☐ Multiplier: 4'b1101 (-3), Multiplicand: 4'b1011 (-5), Expected Product = -3 x -5 = 15 (8'b000_1111)
- □ N-bit Multiplier has N stages of SHIFT and ADD round of computation. Extra bit always initialized with 1'b0.
- ☐ If Multiplier LSB[1:0] = 01 Perform ADD of Accumulator + Multiplicand and store back to Accumulator and then perform Arithmetic Right Shift by 1
- ☐ If Multiplier LSB[1:0] = 10 Perform ADD of Accumulator + (− Multiplicand) and store back to Accumulator and then perform Arithmetic Right Shift by 1
- ☐ If Multiplier LSB[1:0] = 00 or 11 Perform Right Shift by 1

Shift Register

	Stage-1	Carry	Accumulator	Multiplier	Extra bit	Operation Performed
acc + (- multiplicand) 0_0000 + 0_0101 = 0_0101 acc + (multiplicand) 0_0101 + 1_1011 = 1_1101	0	0	0000	1 1 0 1	0	Initialize
	=1======	0	0101	1101	0	ADD
	==	-0	0010	1110	1	SHIFT >> 1
acc + (- multiplicand) 1_1110+ 0_0101 = <mark>0_</mark> 0011_	2	1	1101	1110	1	ADD
		1	1110	111 1	0	SHIFT
	3	0	0011	1111	0	ADD
		0	0001	111 1	1	SHIFT >> 1
	4	0	0000	1111	1	DONE
	Product					

Booth Multiplier Algorithm Summary

☐ Multiplication Process and FSM States :

- **IDLE:** Wait in this state until Start=1. Then move to INITIALIZE state if input signal Start==1
- INITIALIZE: Multiplicand, —Multiplicand and Multiplier are loaded into a positive load register, negative load register and a shift register, respectively
- **TEST:** The LSB in the shift register which contains the multiplier is tested to decide the next state. If shift register LSB[1:0] is '01' or '10', then next state is to **ADD** otherwise next sate is to **SHIFT_AND_COUNT**
- ADD: If LSB[1:0] is '01', the adder adds previous stage add result with Multiplicand, if LSB[1:0] is '10', the Adder adds previous stage add result with —Multiplicand. The result is stored to the accumulation result, back to shift register and then the state machine transits to SHIFT_AND_COUNT state
- SHIFT_AND_COUNT: If shift register content is right shifted by 1 bit position. MSB of shift register is sign extended (Read about >>> and <<< operators in previous pages of this document)
- When the counter reaches to N, then next state is **DONE** stage otherwise next state is **TEST** state for next stage ADD/SHIFT operation
- **DONE:** Done signal is asserted to '1' and specific bits of shift register content is sent to 'product' output signal

Homework-6b: Signed Integer Multiplier

☐ Quartus Generated State Machine Diagram and State Table for reference purpose

Source State

1 ADD

3 IDLE


4 IDLE

8 TEST


9 TEST

5 INITIALIZE


2 DONE




Booth Multiplier Block Diagram




Let's do simulation of 4-bit Booth Multiplier using SHIFT and ADD Multiplier Algorithm




2. Test last 2 bits of shift register









Multiplicand: -5 (1011 in 2's complement form) 5. Test last 2 bits of – Multiplicand Multiplicand Multiplier: -3 (1101 in 2's complement form) shift_reg Product: 15 (0000_1111) -Multiplicand = 5 (0101)original Multiplier value) load_reg_neg load_reg_pos Mux 5-bit adder Shift and add (Carry Lookahead Adder) control logic Last 2 bits == 01, Add accumulator and positive multiplicand shift_reg[0] shift reg[9] shift_reg[4:1] shift_reg[8:5]

15

6. Shift shift_reg to the
right arithmetically
(shift_reg >>> 1)

Increment the value of the Count register


Multiplicand
1 1 0 1 1 0 0 1
load_reg_pos
Ioad_reg_neg

Multiplicand: -5 (1011 in 2's complement form)

Multiplier: -3 (1101 in 2's complement form)

Product: 15 (0000_1111)

-Multiplicand = 5 (0101)original Multiplier value)




*At the end of count == 1, value of shift_reg = 1_1110_1111_0

7. Test last 2 bits of shift_reg

8. ADD with negative multiplicand

9. Shift >>> 1

*At the end of count == 2, value of shift_reg = 0_0001_1111_1



Multiplicand

7. Test last 2 bits of shift reg

8. ADD with zero

9. Shift >>> 1

Multiplicand Product: 15 (0000_1111) -Multiplicand = 5 (0101)original Multiplier value) load_reg_neg load_reg_pos Mux 5-bit adder Shift and add (Carry Lookahead Adder) control logic shift_reg[0] shift reg[9] shift_reg[4:1] shift_reg[8:5]

*At the end of count == 3, value of shift_reg = 0 0000 1111 1

Multiplicand: -5 (1011 in 2's complement form)

Multiplier: -3 (1101 in 2's complement form)

Integer Multiplier Code Development Hint

☐ Define 6 FSM States

- \Box For N-bit Integer Divider, ensure size of shift register is = N + N + 1 +1 bits
 - N bits to store adder output without carry out in shift register (this is also know as accumulator)
 - N bits to store multiplier value
 - 1 bit to store carryout bit from adder
 - 1 extra bit required for Booth Algorithm
 - shift register format = {carryout, N-bit Adder output, N-bit Multiplier, extra bit}

16 // Register to store Adder sum and multipiler
17 logic signed [(2*N)+1:0] shift_reg;

☐ Use Carry Look Ahead Adder and Full Adder Module implementation from previous homework assignment

```
// Instant ate (N+1)-bit carry lookahead adder
carry_lookahead_adder #(.N(N+1)) adder_inst(i
//Student to add code here
//
//Use add_operand1, add_operand2, sum to connect carry lookahead adder
//Hint: Carry out from the adder is ignored in our calculations and output sum
//has same length as add_operand1 and add_operand2
);
```

Integer Multiplier Code Development Hint

☐ Develop FSM code using single always block approach with non-blocking assignment statements within

```
55 always_ff@(posedge clock, posedge reset) begin
           if(reset) begin
57
                    count <= 0;
                    next_state <= IDLE;</pre>
59
                    load_reg_pos <= 0;</pre>
                    load_reg_neg <= 0;</pre>
61
           end
62
           else begin
63
           case(next_state)
           // Wait for start signal
65
66
           IDLE: begin
                    count <= 0;
67
                    load_reg_pos <= 0;</pre>
68
                    load_reg_neg <= 0;</pre>
69
                    shift_reg <= 0;
70
                    if(start == 1'b1) begin
71
72
                            next_state <= INITIALIZE;</pre>
                    end
73
74
75
76
                    else begin
                            next_state <= IDLE;</pre>
                    end
           end
77
78
            // Load Multiplicand and Multiplier in a load register and a shift register
79
           INITIALIZE: begin
80
                    //**Add code
81
           end
82
83
           // Check shift register LSB and based on that perform ADD/Shift operation
           // if last 2 LSB='01' then perform ADD with positive multiplicand followed by Right Shift by 1
85
           // if last 2 LSB='10' then perform ADD with negative multiplicand followed by Right Shift by 1
86
           // if last 2 LSB='00' then perform Right Shift by 1
            // if last 2 LSB='11' then perform Right Shift by 1
```

Booth Multiplier Code Development Hint

☐ FSM code framework.... Continued

```
if(shift_reg[1:0] == 2'b01) begin
                            //**Add code
91
92
93
94
95
96
97
98
99
100
                    else if(shift_reg[1:0] == 2'b10) begin
                            //**Add code
                    else begin
                            //**Add code
            end
                    //**Add code // Load shift register : Output sum from Adder which includes carry and retain previous lower bit of shift register
                    //**Add code // Move to shift and increment count state
            end
           // Perform right shift by 1 on shift_reg and check if count == N-1
            SHIFT_AND_COUNT: begin
                    //**Add code // Right shift entire shift register by 1 position
                    //**Add code // Increment count
                    if(count == N-1) begin // If 'N' times SHIFT operation performed then move to Done state else go back to Test state
                            //**Add code
112
                    else begin
113
                            //**Add code
                    end
            DONE: begin
                    next_state <= IDLE; // Wait for right shift value to be available. This is the final product value.</pre>
            end
            end
 - INSERT --
```

☐ Using assign statement generate output 'done' and final 'product' value when FSM transitions to DONE state

```
// Generate done=1 when FSM reaches DONE state
assign done = (next_state == DONE) ? 1 : 0;

// Generate Product in DONE state by loading shift_reg value to it
assign product = (next_state == DONE) ? {shift_reg[(2*N)], shift_reg[(2*N):1]} : 0;
```