



# **Homework-4 LFSR and Barrel Shifter**

ECE-111 Advanced Digital Design Project
Winter 2022





- ☐ An LFSR is type of a shift register which performs following mentioned steps:
  - Does exclusive-or (xor or xnor) of bits at given tap positions in shift register
  - Shifts the bits one position to the left
  - Replaces the vacated bit with the output of exclusive-or (xor) function



- ☐ There are three important parameters of LSFR :
  - Number of bits *n*,
  - Initial seed (the sequence of bits that initializes the register)
  - Tap position to perform exclusive-or

- ☐ LFSR is a n-bit counter exhibiting *pseudo-random* behavior.
  - Random numbers from LSFR are generated based on initial values loaded to LFSR (known as a seed value)
  - For each initial seed value there is a deterministic pattern of counting
  - It requires very less hardware
    - Built from simple shift-registers with a small number of xor gates.
    - N-bit LSFR would require N number of flip-flops
    - N-bit LSFR will generate deterministic 2<sup>N</sup>-1 data patterns
  - Can perform very fast

### ☐ Some of the applications of LFSR :

- Built in self testing (BIST)
- Psuedo-random number generation
- Counters
- error checking and correction
- Data compression
- Wireless communication


- ☐ The LFSR is maximal-length if and only if the corresponding feedback polynomial is primitive. This means that the following conditions are necessary (but not sufficient):
  - The number of taps is even
  - The set of taps is setwise co-prime. i.e., there must be no divisor other than 1 common to all taps.
- ☐ Table of primitive polynomials from which maximum-length LFSRs can be constructed are given below and in the references.

Bits(n)	Feedback Polynomial	Max Length / Period (2 <sup>N</sup> – 1)
2	$x^2 + x^1 + 1$	3
3	$x^3 + x^2 + 1$	7
4	$x^4 + x^3 + 1$	15
5	$x^5 + x^3 + 1$	31
6	$x^6 + x^5 + 1$	63
7	$x^7 + x^6 + 1$	127
8	$x^8 + x^6 + x^5 + x^4 + 1$	255

LFSR polynomial x³ + x² + 1 indicates that the feedback is provided through output of 'xor' gate whose inputs are connected to positions 3 and 2 of LFSR

#### ☐ Example of 4-bit LFSR pseudo random generation:

- Circuit counts through  $(2^4-1)=15$  different non-zero bit patterns.
- Polynomial for maximum-length 4-bit LSFR is :  $x^4 + x^3 + 1$
- To implement this polynomial, output of FF4 and FF3 are taped and exclusive-or using its current values before left-shifting
- LSB bits 0 to 2 are left-sifted by one position
- Vacated LSB bit-0 is replaced with output of exclusive-or




4-bit LFSR Polynomial :  $x^4 + x^3 + 1$ 

Clock Cycle	FF4	FF3	FF2	FF1	Output of XOR	
1	1	1	1	1	0	
2	1	1	1	0	0	
3	1	1	0	0	0	ĺ
4	1	0	0	0	1	
5	0	0	0	1	0	
6	0	0	1	0	0	
7	0	1	0	0	1	
8	1	0	0	1	1	
9	0	0	1	1	0	
10	0	1	1	0	1	
11	1	1	0	1	0	
12	1	0	1	0	1	
13	0	1	0	1	1	
14	1	0	1	1	1	
15	0	1	1	1	1	<b>←</b>
16	1	1	1	1	0	
17	1	1	1	0	0	

4-bit deterministic max pattern repeats for initial see value after every 15 cycles

□ 4-bit LSFR Simulation Result




4-bit pseudo random pattern repeating after 15 cycles

# **Homework Assignment-4a: LFSR**

- Develop SystemVerilog RTL model for N-bit Linear Feedback Shift Register (LFSR):
  - Value N can be either 2,3,4,5,6,7,8
  - In same SystemVerilog module implement max-length LSFR pseudo-random generation polynomial to support each of the above mentioned N values
  - Use xor implementation for LFSR SystemVerilog RTL model development
  - Synthesize LFSR and run simulation using LSFR testbench provided
    - Testbench provided for 4-bit LSFR. In testbench file parameter N can be set to some other value say 5 and run simulation
  - Review synthesis results (resource usage and RTL netlist/schematic)
  - Review input and output signals in simulation waveform.
  - Assume below mentioned primary port names and SystemVerilog RTL module name Ifsr.

#### **Primary Ports for LFSR module**

- Input clk (clock)
- Input reset (asynchronous reset / negedge signal)
- Input seed\_data(initial seed data gets loaded when load\_seed == 1)
- Output Ifsr\_data (output of each Flipflop on shift register)
- Output Ifsr done (once N-bit battern generation is completed and cycle before repeatition of pattern start, generate 1 cycle pulse for lfsr done



# Homework Assignment-4a: LFSR

#### ☐ Submit report which should include :

- SystemVerilog design code
- Synthesis resource usage and schematic generated from RTL netlist viewer
- Simulation snapshot and explain simulation result to confirm RTL model developed works as a LFSR
- Post-Mapping schematic is optional to submit.
- Explanation of FPGA resource usage in report is not required.

#### Note:

- Lab4 folder includes full testbench code and partial design template code for LFSR register
- It is not mandatory to use design template code provided in lab folder. Student can implement their design module from scratch without referring to template code as long as primary port list is matching with in previous slide. This is to ensure testbench is compatible with design.
- For learning purpose, student can change the stimulus in initial block in testbench file.



### **Barrel Shifter**

- ☐ Performs shift or rotate operations by specified number of bits in same clock cycle
  - Purely combinational circuit and result of operation is available within same clock cycle
  - Similar to Bi-directional universal shift register, however universal shift register shifts one place in one cycle whereas barrel shifter can shift many places in same cycle and the shift register is a sequential logic
- **□** Barrel shifters can perform below mentioned operations :
  - Logical Shift Right (LSR), Logical Shift Left (LSL), Rotate Left (ROL) and Rotate Right (ROR) operations

When shifting left by 1, the most-significant bit is lost, and a 0 is inserted on leastsignificant bit

Shift Logical Left

Binary: 8'b00010111 (decimal value: 23)


After Logical Shift Left by '1', New Binary: 8'b00101110 (New decimal value: 56

MSB 0 0 0 Value doubled after LSL by 1)

Logical Shift Left By 1 Position (LSL>>1)

Shift Logical Right

When shifting right by 1, the least-significant bit is lost, and a 0 is inserted on most-significant bit



Binary: 8'b00010111 (decimal value: 23)

After Logical Shift Right by '1', New Binary: 8'b0001011 (New decimal value: 11 Value halved after LSR by 1)

Logical Shift Right By 1 Position (LSR >>1)


LSL by '1' is same as multiply by 2 LSL by '2' is same as multiply by 4


LSL by '3' is same as multiply by 8

**Note : MSB** = Most Significant Bit, **LSB** = Least Significant Bit

LSR by '1' is same as divide by 2 LSR by '2' is same as divide by 4


### **Barrel Shifter**






Rotate Left (ROL) By 1 Position

When rotating left by 1, MSB is copied to LSB and all bits are shifted left by '1' position. No bits are lost in rotate operation






Rotate Right (ROR) By 1 Position

When rotating right by 1, LSB is copied to MSB and all bits are shifted right by '1' position. No bits are lost in rotate operation


### **Barrel Shifter**

- ☐ Shift and Rotate can move input data bits by any number of bit positions
  - 4-bit barrel left shift can shift by 0, 1, 2 or 3 bit positions
  - 8-bit barrel left shift can shift by 0, 1, 2, 3, 5, 6, 7 bit positions
    - Shifting an 8-bit number by 8 bit positions is pointless since all the bits will be lost
- ☐ Typically designed as a natural size (2, 4, 8, 16, 32 ...) barrel shifters
  - See below example right shift and rotate by 4 bit positions in a 32 bit number

Logical Shift Right (LSR) By 4 Position




Right Rotate (ROR) by 4



Performing LSR by '4' on above mentioned value binary equivalent value is 32'b0000\_1111\_1111\_1111\_1111\_1111\_1111 which is decimal equivalent value 268435455 (4294967295 divide by 16 = 268435455)

#### ■ 8-bit barrel shifter can be designed using 8x1 multiplexor but lot of wires

- More efficient design is two use cascaded 2x1 multiplexers
- Number of 2x1 multiplexer required for N-bit input barrel shifter is: N x log<sub>2</sub> N
  - To implement 8-bit Barrel shifter, 24 2x1 multiplexer are required (8 x  $log_2$  8 = 24)
- Chain 3 rows of shifters and each shifter will either shift by 4, 2 or 1 bit positions respectively
- Each shifter row has 8 2x1 mux cascaded
- Can achieve any amount of shift (1 to 7) by enabling correct combinations of these chained shifts. Example:
  - Shifting by 3-bit positions can be achieved by setting s\_amt[0]=1, s\_amt[1]=1 and s\_amt[2]=0
  - Shifting by 7-bit positions can be achieved by setting s\_amt[0]=1, s\_amt[1]=1 and s\_amt[2]=1




#### 0 data[7] data[6] data[5] data[4] data[3] data[2] data[1] data[0] 1<sup>st</sup> Stage Performs 1-bit Shift (>>1) s\_amt[0] MUX MUX -MUX → MUX I—I MUX I—I MUX MUX **2<sup>nd</sup> Stage Performs** 2-bit Shift (>>2) s\_amt[1] -MUX MUX MUX MUX MUX |- MUX MUX **3rd Stage Performs** 4-bit Shift (>>4) MUX MUX MUX 🖂 - MUX ⊢ MUX MUX 🖂 s\_amt[2] MUX

out[3]

14

Barrel Shifter using 2x1 MUX to perform logical shift right operation

- ☐ A right rotator is very similar to a logical right shifter.
  - Since all of the input bits are routed to the output, there is no longer a need for interconnect lines carrying the zero tied signal.
- ☐ Interconnect lines need to be inserted to enable routing of the low order bits from each row to high order region so that rotate can occur
  - Longer the interconnect lines of the rotator can increase both area and delay




Barrel Shifter using 2x1 MUX to perform right rotate operation

- ☐ Design 4-bit barrel shifter using cascaded 2x1 Multiplexer
  - To implement 4-bit Barrel shifter, 8 2x1 multiplexer are required (4 x  $\log_2 4 = 8$ )
- ☐ The number of multiplexing stages (number of chains) is relative to the width of the input data
  - For 4-bit, number of multiplexing stages (number of chains) is 2. Each stage has 4 2x1 cascaded muxes (total 8)
  - For 8-bit, number of multiplexing stages (number of chains) is 3. Each stage has 8 2x1 cascaded muxes (total 24)
- ☐ Selection of shift vs rotate operation is done using a select bit


Data Out (dout)


- ☐ Left shift/rotate operation is implemented through inversion of the input and output data
  - Right shift/rotate operation does not require data bit inversion if muxes are wired for right shift/rotate



### 4-Bit Barrel Shifter Logical Right Shift and Rotate Right


☐ For Logical Shift Right and Rotate Right operations, input and output data bit inversions is **not** required!






### 4-Bit Barrel Shifter Left Shift and Rotate Left


☐ For Logical Shift Left and Rotate Left operations, input and output data bit inversions is required!





- ☐ Barrel Shifter can also be designed using 4x1 Multiplexers
  - Truth Table and Circuit Diagram using 4x1 Multiplexer is shown below

**Barrel Shifter using 4x1 MUX** 



#### **Truth Table**

**Note:** For Barrel Shifter RTL Modeling homework, use 2x1 Mux instead of 4x1 Mux

### **Homework Assignment-4b: Barrel Shifter**

### ☐ Develop SystemVerilog RTL model for 4-bit Barrel Shifter using 2x1 Mux behavioral model

- Same Barrel Shifter RTL model should support logical shift left, logical shift right, rotate left, rotate right operation
- Use 2x1 Mux behavioral RTL model (will be provided) to design barrel shifter (**Do not use 4x1 Mux model**)
- Synthesize Barrel Shifter and review synthesis results (resource usage and RTL netlist/schematic)
- Run simulation using testbench provided and review waveform to confirm :
  - left shift, right shift, left rotate and right rotate operation of barrel shifter RTL model behavior
- Assume below mentioned primary port names and SystemVerilog RTL module name as barrel shifter

shift_value[1:0]		
select	Barrel	→ dout[3:0]
direction	Shifter	
din[3:0] <b>→</b>		

N-Bit Input Data	Number of 2x1 Muxes : N x log <sub>2</sub> N	Number of multiplexing stages (number of chains)
2	$2 \times \log_2 2 = 2$	1 chains (each chain with 2 2x1 Muxes)
4	$4 \times \log_2 4 = 8$	2 chains (each chain with 4 2x1 Muxes)
8	$8 \times \log_2 8 = 24$	3 chains (each chain with 8 2x1 Muxes)
16	$16 \times \log_2 16 = 64$	4 chains (each chain with 16 2x1 Muxes)
32	$32 \times \log_2 32 = 160$	5 chains (each chain with 32 2x1 Muxes)

#### **Primary Ports for Barrel Shifter**

- select : to select between shift or rotate operation
  - select == 0 for shift operation
  - select == 1 for rotate operation
- din: 4 bit input data
- dout : 4-bit output data
- direction : move bits in either left or right
  - direction == 0, move bit to right
  - direction == 1, move bit to left
- shift\_value : bit positions to be shifted
  - shift value == 00, no shift operations
  - shift\_value == 01, move bits by 1-bit position
  - shift\_value == 10, move bits by 2-bit positions
  - shift\_value == 11, move bits by 3-bit positions

# **Homework Assignment-4b: Barrel Shifter**

☐ Ensure simulation results of Barrel Shifter RTL Model is as per the below mentioned truth table

select	direction	shift_value	Operation
0	0 or 1	00	No Shift operation
0	0	01	LSR>>1 (Logical Shift Right by 1-bit position)
0	0	10	LSR>>2 (Logical Shift Right by 2-bit position)
0	0	11	LSR>>3 (Logical Shift Right by 3-bit position)
0	1	01	LSL<<1 (Logical Shift Left by 1-bit position)
0	1	10	LSL<<2 (Logical Shift Left by 2-bit position)
0	1	11	LSL<<3 (Logical Shift Left by 3-bit position)
1	0 or 1	00	No Rotate operation
1	0	01	ROR#1 (Rotate Right by 1-bit position)
1	0	10	ROR#2 (Rotate Right by 2-bit position)
1	0	11	ROR#3 (Rotate Right by 3-bit position)
1	1	01	ROL#1 (Rotate Left by 1-bit position)
1	1	10	ROL#2 (Rotate Left by 2-bit position)
1	1	11	ROL#3 (Rotate Left by 3-bit position)

Note: For Barrel Shifter testbench already has stimulus for each of the rows above in truth table

# **Homework Assignment-4b: Barrel Shifter**

### ☐ Submit report which should include :


- SystemVerilog design code
- Synthesis resource usage and schematic generated from RTL netlist viewer
- Simulation snapshot and explain simulation result to confirm RTL model developed works as a Barrel Shifter
- Post-Mapping schematic is optional to submit.
- Explanation of FPGA resource usage in report is not required.

#### Note:

- Lab4 folder includes full testbench code and partial design template code for Barrel Shifter
- It is not mandatory to use design template code provided in lab folder. Student can implement their design module from scratch without referring to template code as long as primary port list is matching with in previous slide. This is to ensure testbench is compatible with design.
- For learning purpose, student can change the stimulus in initial block in testbench file.

# Homework Assignment-4b: Barrel Shifter (Hints)

- ☐ Three separate always@ block (combinational)
- Instantiate 2x1 Mux 8 times and do wire connections



Have a separate always@ procedural block to store input
din data to a local variable and do the swapping of input din
bits based on direction 0 or 1 (0: right, 1: left)

If direction == 0, then do not perform bit inversions

If direction == 1, then perform bit inversions

t\_din[0] = din[3];

t\_din[1] = din[2];

t\_din[2] = din[1];

t\_din[3] = din[0];

Note: Remember bit inversion here does not mean negation of input values, it means swapping bit positions!


- ❖ Instantiate 2x1 Mux module 8 times. One for each Mux. Follow the diagram on slide 17/18, and accordingly do wire connections between mux inputs and outputs
- Have additional always@ block, in which based on shift or rotate operation select between tie off 0 for Mux2, Mux3 and Mux7 port '1' versus connecting these ports with din[3], din[2] and Mux0 out respectively as per the diagram shown

Have a separate always@ procedural block to store output
data generated from shift/rotation operation do the
swapping of data out dout bits based on direction == 0 or 1
If direction == 0, then do not perform bit inversions
If direction == 1, then perform bit inversions
 dout[0] = t\_dout[3];
 dout[1] = t\_dout[2];
 dout[2] = t\_dout[1];
 dout[3] = t\_dout[0];


# Sequential Shift Register vs Barrel Shifter

☐ In Sequential shift register result of shifting by '1' bit position will be available in next clock cycle whereas result of Right Shift by '1' using Barrel shifter will be available in same clock cycle

#### **LSL**<<1 using Sequential Shift Register




#### LSL<<1 using Barrel Shifter



### **Application of Barrel Shifter**

☐ Barrel Shifter is used in most modern CPU's to pre-process instruction operand before execution of the instruction



### **Application of Barrel Shifter**

☐ Example of "move" instructions execution with pre-processing of a operand using Barrel Shifter

