
ECE 111 Winter 2022 HW5 Hao Le A15547504

Gray to Binary Converter

Code


```
2
 3
 4
5
6
7
8
9
        // Add code for gray code to binary conversion
10
11
    function automatic [N-1:0] gray_to_binary(logic [N-1:0] value);
12
         begin
13
14
            gray_to_binary[N-1] = value[N-1];
            for(int i=N-1; i>0; i--)
   gray_to_binary[i-1] = gray_to_binary[i] ^ value[i-1];
end
15
16
17
18
19
20
         endfunction
21
22
23
      always_ff@(posedge clk or negedge rstn)
24
25
         begin
    26
            if (!rstn) begin
    27
28
29
               binary_value <= 0;
            end
    else begin
30
               binary_value <= gray_to_binary(gray_value);
31
            end
32
33
         end
34
35
      endmodule: gray_code_to_binary_convertor
36
```

RTL netlist



		Resource	Usage
1	~	Estimated ALUTs Used	3
1		Combinational ALUTs	3
2		Memory ALUTs	0
3		LUT_REGs	0
2		Dedicated logic registers	4
3			
4	~	Estimated ALUTs Unavailable	0
1		Due to unpartnered combinational logic	0
2		Due to Memory ALUTs	0
5			
6		Total combinational functions	3
7	~	Combinational ALUT usage by number of inputs	
1		7 input functions	0
2		6 input functions	0
3		5 input functions	0
4		4 input functions	1
5		<=3 input functions	2
8			
9	~	Combinational ALUTs by mode	
1		normal mode	3
2		extended LUT mode	0
3		arithmetic mode	0
4		shared arithmetic mode	0
10			
11		Estimated ALUT/register pairs used	4
12			
13	~	Total registers	4
1		Dedicated logic registers	4
2		I/O registers	0
3		LUT_REGs	0
14			
15			
16		I/O pins	10
17			
18		DSP block 18-bit elements	0
19		2. Sour to be defined	

Testbench simulation waveform



- The testbench in this case was for a 4-bit Gray to Binary converter. From the waveform, we see initially rstn going low, thus binary_value goes to 0 because of the negative edge which is expected. The converter will convert gray_value upon every positive edge of clk. For example, when 0100 is loaded into gray_value, binary_value turns into 0111 which is the correct conversion according to the truth table. This correctness holds for all 15 other cases of gray_value which has a one-to-one mapping to 15 binary_value's.
- Testbench was modified to instantiate the converter at different bit values by modifying the N parameter. The converter works for cases 2-8.

Carry Lookahead Adder

Code


```
//`include "fulladder.sv"

⊟module carry_lookahead_adder#(parameter N=4)(

input logic[N-1:0] A, B,

input logic CIN,

output logic[N:0] result
 2
 4
5
6
7
8
9
10
           logic[N:0] l_carry;
11
12
           assign l_carry[0] = CIN;
assign result[N] = l_carry[N];
13
14
15
           genvar i;
16
17
        ⊟generate
        for(i=0; i<N; i++) begin: fa_loop
18
        Ī
19
20
21
22
23
24
25
26
27
28
29
                     fulladder fa_inst(
    .a(A[i]),
    .b(B[i]),
    .cin(l_carry[i]),
    .sum(result[i]),
    .cout());
                 end: fa_loop
        占
                for(i=1; i<N+1; i++) begin: cla_loop
    assign l_carry[i] = (A[i-1] & B[i-1]) | (A[i-1] | B[i-1]) & l_carry[i-1];
end: cla_loop</pre>
30
31
32
33
           endgenerate
34
35
36
37
             // Add code for carry lookahead adder
38
           endmodule: carry_lookahead_adder
39
40
41
```




- The netlist shows that all 4 full adders output to the result, and inputs do not depend on the outputs of any other full adder. Hence, the addition stage is all parallel which is the advantage of CLA.

Resource usage

		Resource	Usage
1	~	Estimated ALUTs Used	8
1		Combinational ALUTs	8
2		Memory ALUTs	0
3		LUT REGs	0
2		Dedicated logic registers	0
3		<u> </u>	
4	~	Estimated ALUTs Unavailable	0
1		Due to unpartnered combinational logic	0
2		Due to Memory ALUTs	0
5			
5		Total combinational functions	8
7	~	Combinational ALUT usage by number of inputs	
1		7 input functions	0
2		6 input functions	0
3		5 input functions	2
4		4 input functions	2
5		<=3 input functions	4
8			
9	~	Combinational ALUTs by mode	
1		normal mode	8
2		extended LUT mode	0
3		arithmetic mode	0
4		shared arithmetic mode	0
10			
11		Estimated ALUT/register pairs used	8
12			
13	~	Total registers	0
1		Dedicated logic registers	0
2		I/O registers	0
3		LUT_REGs	0
14			
15			
16		I/O pins	14
17			
18		DSP block 18-bit elements	0

Testbench simulation waveform



- The testbench waveform shows that the CLA functions correctly as indicated by the transcript which converts the binary values to decimal for intuitive validation. For example, at 300 ns A=4, B=7, and CIN=1 is fed in, and the result is 12 which is correct since 4 + 7 + 1 = 12. This holds true for the other test cases. Also, as soon as A or B changes, the result changes to correct summation, indicating that the CLA is purely combinational which is expected.