Anh Nguyen 017623292

12/05/2019



CECS 361 Fall 2019

Project : Completed Pong Game

Table of Contents

Project Description:	3
Top Level Block Diagram	5
Top Level Block Diagram (detail)	
Debounce State Machine	
Source code	8


Project Description:


The purpose of this lab was to finalize all the previous labs and create a complete Pong game with the animation of the ball and paddles. The circuit used fixed pixel generator to create a ball, top and bottom border as well as two paddles so that two players can play the game at the same time.

The lab combined parts and modules from the previous lab. For example, VGA synchronization module. The VGA synchronization block includes the vga_sync block and the pixel generation block, one Asynchronous In Synchronous Out module to produce one reset signal for all other modules. A clock divider was also created to act as an enable for the h_sync and v_sync block. The h_sync and v_sync blocks then function as two counters which scan through the entire screen and produce video signal which later be processed via a pixel generation circuit. The circuit then creates RGB colors and projects to the screen using input from switches. User can play with the switches to make a unique combination that creates a specific color of the wall borders, the paddles as well as the ball.


The movement of the paddles is created by first debouncing the buttons that used to control the paddles. After that, while scanning the screen at the same refresh rate as the monitor, it updates the location of the paddles and projects it onto the screen which is controlled by the players. By using some predefined values such as the position of the edges of the ball, the borders, the paddles' edges, the animation that when ever the ball hits the paddles and the borders, it bounces back to the opposite direction, was created. The ball's speed and directions of movement can be adjusted to create all kinds of variation for the game. In addition, to finish the logic of the game, the ball is put in the middle of the screen as a player fails to hit the ball and let it touch the side walls. A signal defined as "rescan" keeps track of the debounce button signal and check if it's active. If any buttons' signal is active, it moves by 2 pixels/scan in the corresponding direction.

To sum up, all the modules is connected to a top level module. The module instantiates lower module and outputs the signals: rgb, h_sync and v_sync. h_sync and v_sync told the board at what rate to refresh. RGB indicated when and where to grab color signals from. User can use the switch to change the color of the wall, paddles and the ball.





Debounce State Machine



```
1
     `timescale 1ns / 1ps
 2
    3
    //
         File name: topLevelModule
                                                                             11
    //
                                                                             //
 4
 5
    //
         Created by: Anh Nguyen on 10/17/19
                                                                             //
 6
    //
         Copyright @2019 Anh Nguyen. All rights reserved.
                                                                             //
 7
    //
                                                                             //
 8
    //
         In submitting this file for class work at CSULB
                                                                             11
 9
    //
         I am confirming that this is my work and the work
                                                                             11
    //
         of no one else. In submitting this code I acknowledge
                                                                             //
10
                                                                             11
    //
11
         that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                             11
13
    //
                                                                             11
14
    module topLevelMod(clk,rst,sw,hscan,vscan,vgaR, vgaG, vgaB,upButton, downButton,
15
    rightUpButton, rightDownButton);
16
       input
                     clk, rst, upButton, downButton, rightUpButton, rightDownButton;
17
       input [11:0]
                    sw;
18
       wire
                     allclk, allrst;
19
       output wire
                       hscan, vscan;
20
       output wire [3:0]
                         vgaR, vgaG, vgaB;
       //wire [9:0] pixel x,pixel y;
21
22
23
       //AISO
24
       AISO resetall
                       (.rst(rst), .clk(clk), .reset(allrst));
25
26
       //clock divider
27
       clkdiv divider
                       (.clk(clk), .rst(allrst), .clk 25MGHz(allclk));
28
29
       //vga top
                        (.clk(clk), .rst(allrst), .select(allclk), .sw(sw[11:0]), .hsync(
30
       vga top vga
    hscan),
31
                        .vsync(vscan), .rgb({vgaR[3:0], vgaG[3:0]}), .upButton(
    upButton), .downButton(downButton), .rightUpButton(rightUpButton), .rightDownButton(
    rightDownButton));
32
    endmodule
33
34
```

Fri Dec 06 03:47:56 2019

```
1
    `timescale 1ns / 1ps
    2
         File name: Asynchronous In/ Synchronous Out Reset
3
    //
                                                                         //
    //
                                                                         //
 4
                                                                         //
5
    //
         Created by: Anh Nguyen on 10/17/19
    //
         Copyright @2019 Anh Nguyen. All rights reserved.
6
                                                                         //
7
    //
                                                                         //
    //
8
         In submitting this file for class work at CSULB
                                                                         11
9
    //
         I am confirming that this is my work and the work
                                                                         11
10
    //
         of no one else. In submitting this code I acknowledge
                                                                         //
    //
                                                                         //
         that plagiarism in student project work is subject to
11
12
    //
         dismissal from the class.
                                                                         //
13
    //
                                                                         11
14
    15
16
    module AISO(clk, rst, reset);
17
       input wire
                      clk, rst;
18
       output wire
                      reset;
19
                      q1,q2;
      reg
20
21
       always @(posedge clk, posedge rst)
22
         if (rst)
23
            q1 <= 1'b0;
24
         else
25
            \{q1,q2\} \leftarrow \{1'b1,q1\};
26
27
       assign reset = ~q2;
28
29
    endmodule
30
31
```

Fri Dec 06 03:48:18 2019

```
1
    `timescale 1ns / 1ps
2
    //
        File name: clock divider
3
                                                                       //
    //
                                                                       //
4
                                                                       //
5
    //
         Created by: Anh Nguyen on 10/17/19
    //
         Copyright @2019 Anh Nguyen. All rights reserved.
6
                                                                       //
7
    //
                                                                       //
    //
8
         In submitting this file for class work at CSULB
                                                                       11
9
    //
        I am confirming that this is my work and the work
                                                                       11
10
    //
        of no one else. In submitting this code I acknowledge
                                                                       //
    //
                                                                       //
        that plagiarism in student project work is subject to
11
12
    //
         dismissal from the class.
                                                                       //
13
                                                                       11
    //
14
    15
    module clkdiv(clk, rst, clk 25MGHz);
16
      input wire
                     clk, rst;
           [1:0]
17
      req
                     count, ncount;
                     clk 25MGHz;
18
      output wire
19
20
      always @(posedge clk, posedge rst)
21
         if (rst)
           count <= 2'b0;
22
23
         else
24
           count <= count + 2'b1;</pre>
25
26
      assign clk 25MGHz = (count == 2'b11);
27
28
    endmodule
29
```

Fri Dec 06 03:48:41 2019

```
1
     `timescale 1ns / 1ps
     2
 3
     //
          File name: VGA controller
                                                                                 //
     //
                                                                                 //
 4
 5
     //
                                                                                 //
          Created by: Anh Nguyen on 10/17/19
 6
     //
          Copyright @2019 Anh Nguyen. All rights reserved.
                                                                                 //
 7
     //
                                                                                 //
 8
     //
          In submitting this file for class work at CSULB
                                                                                 //
 9
    //
          I am confirming that this is my work and the work
                                                                                 //
    //
          of no one else. In submitting this code I acknowledge
                                                                                 //
10
                                                                                 //
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                 //
13
    //
                                                                                 //
14
    15
    module vga top(clk,rst,select,hsync,vsync,sw,rgb,upButton,downButton,rightUpButton,
     rightDownButton);
16
       input
                           clk, rst, select, upButton, downButton, rightUpButton,
     rightDownButton;
17
       input
                   [11:0]
                           sw;
18
                           rqb;
       output reg [11:0]
19
       output wire
                           hsync, vsync;
20
       wire [9:0] x pixel, y pixel;
21
       wire on;
22
23
       reg
                   [11:0]
                           rgbr;
2.4
2.5
       allsync hv (.clk(clk), .rst(rst), .select(select), .hcount(x pixel), .vcount(
     y pixel), .h sync(hsync), .v sync(vsync), .video on(on));
26
27
       always@ (posedge clk, posedge rst)
2.8
          if (rst)
29
             rgbr <= 12'b0;
30
          else
31
             rgbr <= sw;
32
33
       // Paddle position register
       reg [9:0] topOfPaddle, nTopOfPaddle, topOfRightPaddle, ntopOfRightPaddle;
34
3.5
36
       // Debounced buttons
       wire upDetected, downDetected, rightUpDetected, rightDownDetected;
37
38
39
       // Update pixels based on this signal
40
       wire rescan;
41
42
       // Predefined paddle max and min position
       localparam paddleBottomEdge = 475;
43
44
       localparam paddleTopEdge = 9;
45
       // Paddles'length
46
47
       localparam paddleHeight = 70;
48
49
       // Paddles'sides position
50
       // Left
51
       localparam paddleLeftSide = 10;
52
       localparam paddleRightSide = 16;
53
       // Right
54
       localparam rightPaddleLeftSide = 624;
```

Fri Dec 06 03:48:41 2019

```
55
         localparam rightPaddleRightSide = 630;
 56
 57
         // Top border
 58
         localparam topWallUpperBorder = 3;
 59
         localparam topWallLowerBorder = 9;
 60
         // Bottom border
 61
 62
         localparam bottomWallUpperBorder = 472;
         localparam bottomWallLowerBorder = 478;
 63
 64
         // Right border
 65
 66
         localparam rightWallLeftBorder = 624;
 67
         localparam rightWallRightBorder = 630;
 68
         // Detect ball's border
 69
 70
         wire [9:0] ballLeftBorder;
         wire [9:0] ballRightBorder;
 71
 72
         wire [9:0] ballUpperBorder;
 73
         wire [9:0] ballLowerBorder;
 74
 75
         // Ball's dimension
 76
         localparam ballHeight = 6;
 77
         localparam ballWidth = 6;
 78
 79
         // Register to calculate ball's location
 80
         req [9:0] ballUpperReq;
 81
         wire [9:0] ballUpperNext;
82
         reg [9:0] ballRightReg;
 83
         wire [9:0] ballRightNext;
 84
 85
         // Ball goes sideway
         reg [9:0] ballHVeloReg;
 86
 87
         reg [9:0] ballHVeloNext;
 88
 89
         // Ball goes up or down
 90
         reg [9:0] ballVVeloReg;
 91
         reg [9:0] ballVVeloNext;
 92
         // Predefined speed
93
 94
         localparam ballSpeedLeft = -0.5;
 95
         localparam ballSpeedRight = 0.5;
 96
         localparam ballSpeedUp
                                    = -0.5;
 97
         localparam ballSpeedDown = 0.5;
 98
 99
         // Signal That Indicates When The Pixel is On The Ball Pixel Values
100
         wire ballon;
101
102
         // Detecting the upper/lower border of the ball
103
         assign ballUpperBorder = ballUpperReg;
104
         assign ballLowerBorder = ballUpperBorder + ballHeight;
105
106
         // Detecting the side border of the ball
107
         assign ballRightBorder = ballRightReg;
108
         assign ballLeftBorder = ballRightReg - ballWidth;
109
110
         // The pixels match the ball pixels
         assign ballon = (x pixel >= ballLeftBorder && x pixel <= ballRightBorder) && (</pre>
111
```

Fri Dec 06 03:48:41 2019

```
y pixel <= ballLowerBorder && y pixel >= ballUpperBorder);
112
113
         // Rescan scanning start position
         assign rescan = (y pixel == 481) && (x pixel == 0);
114
115
116
         // Debounce the buttons on the board
         // Left paddle
117
118
         upDebounce up (.clk(clk),.rst(rst),.pulse(select),.button(upButton), .yes(
      upDetected));
         downDebounce down (.clk(clk),.rst(rst),.pulse(select),.button(downButton), .yes(
119
      downDetected));
120
121
         // Right paddle
122
         upDebounce rightUp (.clk(clk),.rst(rst),.pulse(select),.button(rightUpButton), .yes
      (rightUpDetected));
123
         downDebounce rightDown (.clk(clk),.rst(rst),.pulse(select),.button(rightDownButton
      ), .yes(rightDownDetected));
124
125
126
         // If reset is off, the left paddle get its next value
         always @(posedge clk , posedge rst)
127
128
            if (rst)
129
               topOfPaddle <= 10'd249;</pre>
130
            else
131
               topOfPaddle <= nTopOfPaddle;</pre>
132
133
         // If reset is off, the right paddle get its next value
134
         always @(posedge clk , posedge rst)
135
            if (rst)
136
               topOfRightPaddle <= 10'd249;
137
            else
               topOfRightPaddle <= ntopOfRightPaddle;</pre>
138
139
140
         // Left paddle movement
141
         always@(*)
142
            case({upDetected, downDetected, rescan})
143
                                                     // If rescan is inactive, paddle
144
               3'b000: nTopOfPaddle = topOfPaddle;
      stays still
               3'b001: nTopOfPaddle = topOfPaddle;
                                                          // If rescan is active and no
145
      button is pressed, paddle stays still
               3'b010: nTopOfPaddle = topOfPaddle;
                                                          // If rescan is inactive and down
146
      is pressed, paddle stays still
               3'b100: nTopOfPaddle = topOfPaddle;
                                                          // If rescan is inactive and up is
147
      pressed, paddle stays still
               3'b110: nTopOfPaddle = topOfPaddle;
                                                          // If rescan is inactive and both
148
      buttons are pressed, paddle stays still
149
               3'b111: nTopOfPaddle = topOfPaddle;
                                                          // If rescan is active and both
      buttons are pressed paddle stays still
150
151
               // If rescan is active and down is pressed, paddle moves down
152
               3'b011:
153
                  begin
                     nTopOfPaddle = topOfPaddle + 10'd2;
154
155
156
                     // Paddle cannot go beyond bottom wall
157
                     if(topOfPaddle + paddleHeight >= paddleBottomEdge)
```

Fri Dec 06 03:48:42 2019

```
158
                         nTopOfPaddle = paddleBottomEdge - paddleHeight;
159
                  end
160
               // If rescan is active and up is pressed, paddle moves up
161
162
               3'b101:
163
                  begin
164
                     nTopOfPaddle = topOfPaddle - 10'd2;
165
166
                     // Paddle cannot go beyond top wall
                     if (topOfPaddle <= paddleTopEdge)</pre>
167
                         nTopOfPaddle = paddleTopEdge;
168
169
                  end
170
               default: nTopOfPaddle = topOfPaddle;
171
            endcase
172
173
         // Right paddle movement
174
         always@(*)
            case({rightUpDetected, rightDownDetected, rescan})
175
176
               3'b000: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is
      inactive, paddle stays still
               3'b001: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is active
177
      and no buttons are pressed, paddle stays still
178
               3'b010: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is
      inactive and down is pressed, paddle stays still
179
               3'b100: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is
      inactive and up is pressed, paddle stays still
               3'b110: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is
180
      inactive and both buttons are pressed, paddle stays still
181
               3'b111: ntopOfRightPaddle = topOfRightPaddle;
                                                                       // If rescan is active
      and both buttons are pressed paddle stays still
182
               // If rescan is active and down is pressed, paddle moves down
183
               3'b011:
184
185
                  begin
186
                     ntopOfRightPaddle = topOfRightPaddle + 10'd2;
187
                     //Paddle Cannot Go Lower Than Bottom Wall
188
189
                     if(topOfRightPaddle + paddleHeight >= paddleBottomEdge)
190
                         ntopOfRightPaddle = paddleBottomEdge - paddleHeight;
191
                  end
192
193
               // If rescan Active and Up Pressed, Paddle Goes Up
194
               3'b101:
195
                  begin
196
                     ntopOfRightPaddle = topOfRightPaddle - 10'd2;
197
198
                     // Paddle Cannot Go Higher Than Top Wall
199
                     if (topOfRightPaddle <= paddleTopEdge)</pre>
200
                         ntopOfRightPaddle = paddleTopEdge;
201
202
               default: ntopOfRightPaddle = topOfRightPaddle;
203
            endcase
204
         // Flop to update registers at every posedge
205
206
         always @(posedge clk, posedge rst)
207
            // If reset is on or the paddles does not hit the ball, reset the position and
      speed
```

Fri Dec 06 03:48:42 2019

```
208
             if((rst) || (ballLeftBorder < paddleLeftSide))</pre>
209
                begin
210
                   ballRightReg <= 317;</pre>
                   ballUpperReq <= 237;</pre>
211
212
                   ballHVeloReg <= 1;</pre>
213
                   ballVVeloReg <= -1;
214
                end
215
216
            // Continue the game otherwise
217
             else
218
                begin
                   ballRightReg <= ballRightNext;</pre>
219
220
                   ballUpperReg <= ballUpperNext;</pre>
221
                   ballHVeloReg <= ballHVeloNext;</pre>
222
                   ballVVeloReg <= ballVVeloNext;</pre>
223
                end
224
225
         // Next horizontal position = previous position + velocity
226
          assign ballRightNext = (rescan) ? ballRightReg + ballHVeloReg : ballRightReg;
227
228
         // Next vertical position = previous position + velocity
         assign ballUpperNext = (rescan) ? ballUpperReg + ballVVeloReg : ballUpperReg;
229
230
231
         // Direction detection
232
         always@(*)
233
            begin
234
                ballHVeloNext = ballHVeloReg;
235
                ballVVeloNext = ballVVeloReg;
236
237
                // Ball goes down when hitting top wall
238
                if(ballUpperBorder <= topWallLowerBorder)</pre>
239
                   ballVVeloNext = ballSpeedDown;
240
241
                // Ball goes up when hitting bottom wall
242
                else if(ballLowerBorder >= bottomWallUpperBorder)
243
                   ballVVeloNext = ballSpeedUp;
244
245
                // Ball goes left when hitting right paddle
246
                else if(((ballLeftBorder) >= rightPaddleLeftSide) && (ballLeftBorder <=</pre>
                               && ((ballUpperBorder)>= topOfRightPaddle) && ((ballUpperBorder
      rightPaddleRightSide)
       <= topOfRightPaddle + paddleHeight)))
247
                   begin
248
                      ballHVeloNext = ballSpeedLeft;
249
250
                // Ball goes right when hitting left paddle
2.51
252
                else if(((ballLeftBorder) <= paddleRightSide) && (ballLeftBorder >=
      paddleLeftSide) && ((ballUpperBorder)>= topOfPaddle) && ((ballUpperBorder <=</pre>
      topOfPaddle + paddleHeight)))
253
254
                      ballHVeloNext = ballSpeedRight;
255
                   end
256
             end
257
258
         always@ (*)
259
             //top
             if ((x pixel >= 2 && x pixel <= rightWallRightBorder) && (y pixel >=
260
```

Fri Dec 06 03:48:42 2019

```
topWallUpperBorder && y pixel <= topWallLowerBorder))</pre>
261
               rgb = rgbr;
262
            //bottom
263
            else if ((x pixel >= 2 && x pixel <= rightWallRightBorder) && (y pixel >=
      bottomWallUpperBorder && y pixel <= bottomWallLowerBorder))</pre>
264
               rqb = rqbr;
265
            //left
            else if ((x pixel >= paddleLeftSide && x pixel <= paddleRightSide) && (y pixel</pre>
266
      >= topOfPaddle) && (y pixel <= topOfPaddle + paddleHeight))
267
               rgb = rgbr;
            //right
268
269
            else if ((x pixel >= rightPaddleLeftSide && x pixel <= rightPaddleRightSide) &&</pre>
      (y pixel >= topOfRightPaddle) && (y pixel <= topOfRightPaddle + paddleHeight))</pre>
270
               rgb = rgbr;
271
            //ball
            else if ((ballon) && (on))
272
               rgb = rgbr;
273
274
            else if(on)
275
               rgb = 12'h0FF;
276
            else
277
               rgb = 12'h000;
278
      endmodule
279
```


VGA Teset Fixture

```
`timescale 1ns / 1ps
//
                                                                   //
// File name: Test fixture for VGA controller
                                                                  //
// Created by: Anh Nguyen on 11/07/19
                                                                   //
// Copyright @2019 Anh Nguyen. All rights reserved.
                                                                   //
// In submitting this file for class work at CSULB
                                                                   //
// I am confirming that this is my work and the work
                                                                   //
// of no one else. In submitting this code I acknowledge
                                                                   //
// that plagiarism in student project work is subject to
                                                                   //
// dismissal from the class.
                                                                  //
//
                                                                   //
module vga_top_tf;
// Inputs
reg clk;
reg rst;
reg select;
reg [11:0] sw;
reg [9:0] x_pixel;
reg [9:0] y_pixel;
reg on;
// Outputs
wire hsync;
wire vsync;
wire [11:0] rgb;
// Instantiate the Unit Under Test (UUT)
vga_top uut (
    .clk(clk),
    .rst(rst),
    .select(select),
    .hsync(hsync),
    .vsync(vsync),
    .sw(sw),
    .rgb(rgb),
    .vOn(on)
);
reg pixel_test;
integer a,b;
```

```
//100MHz clock
  always #5 clk = ~clk;
  initial begin
      // Initialize Inputs
      clk = 0;
      rst = 1;
      select = 0;
      sw = 12'habf;
      x_pixel = 0;
      y_pixel = 0;
      on = 0;
      // Wait 10 ns for global reset to finish
      #10;
      rst = 0;
      on = 1;
      // Keep videoOn On for 100ns
      #100;
for(a = 0; a < 700; a = a + 1)
    begin
    x_pixel = a;
    #2;
    for(b = 0; b < 500; b = b + 1)
        begin
        y_pixel = b;
        #2;
        // Top border
        if((x_pixel >= 2 \&\& x_pixel <= 638) \&\& (y_pixel >= 3 \&\& y_pixel <= 5) \&\& (on)
        && (rgb ==0))
            $display("Top border failed to display. Please check again");
        // Bottom border
        else if((x_pixel >= 2 && x_pixel <= 638) && (y_pixel >= 475 && y_pixel <= 477)
       && (on) && (rgb ==0))
       $display("Bottom border failed to display. Please check again");
        // Left paddle
        else if((x_pixel >= 10 && x_pixel <= 16) && (y_pixel >= 231 && y_pixel <=
       249) && (on) && (rgb ==0))
            $display("Left paddle failed to display. Please check again");
```

```
// Right paddle
      else if((x_pixel >= 624 && x_pixel <= 630) && (y_pixel >= 231 && y_pixel <=
      249) && (on) && (rgb ==0))
          $display("Right paddle failed to display. Please check again");
      // Ball
      else if((x pixel >= 317 && x pixel <= 323) && (y pixel >= 237 && y pixel <=
      243) && (on) && (rgb ==0))
          $display("Ball failed to display. Please check again");
      // Background
      else if((on) && (rgb != 12'h0FF))
          $display ("Background color failed to display. Please check again");
      end
  end
   // Turn on reset and set video on to 0
   rst = 1;
  on = 0;
   // Wait 100ns
  #100;
   // Make sure rgb is 0
   if(rgb == 12'b0 && on == 0)
       pixel_test = 1'b1;
   // Wait 100ns
  #100;
   // Display result
   if(pixel_test)
       $display("Design successfully tested, RGB signals output when on is active,
  reset if off, and desired pixels are on");
end
```

endmodule



```
1
     `timescale 1ns / 1ps
 2
     3
     //
          File name: Horizontal Scan and Vertical Scan
                                                                                 //
     //
                                                                                 //
 4
 5
     //
          Created by: Anh Nguyen on 10/15/19
                                                                                 //
 6
     //
          Copyright @2019 Anh Nguyen. All rights reserved.
                                                                                 //
 7
     //
                                                                                 11
 8
    //
          In submitting this file for class work at CSULB
                                                                                 //
 9
    //
          I am confirming that this is my work and the work
                                                                                 //
    //
          of no one else. In submitting this code I acknowledge
                                                                                 //
10
                                                                                 11
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                 //
13
    //
                                                                                 //
14
    15
16
    module allsync(clk,rst,select,hcount,vcount,h sync,v sync,video on);
17
       input
                      clk, rst, select;
18
       output reg
                      h sync, v sync;
19
       output reg [9:0] hcount, vcount;
20
                     hSyncReg, vSyncReg;
       req
21
       reg [9:0]
                      hncount, vncount;
22
       output wire
                      video on;
23
       wire
                      h count, v count, h vid, v vid;
24
25
       //Horizontal scan
26
       //count from 0 to 799
2.7
       assign h count = (hcount == 10'd799);
28
29
       always@ (posedge clk, posedge rst)
30
          if (rst)
             hcount <= 10'b0;
31
32
          else
33
             hcount <= hncount;</pre>
34
       //mux 4:1
35
36
       always@ (*)
37
          case({select,h count})
38
             2'b00: hncount = hcount;
39
             2'b01: hncount = hcount;
             2'b10: hncount = hcount + 10'b1;
40
41
             2'b11: hncount = 10'b0;
42
          endcase
43
44
       //horizontal sync signal is low active from 656-751
45
       always@ (posedge clk)
          h sync = \sim ((hcount >= 10'd656) && (hcount <= 10'd751));
46
47
48
       //horizontal video signal is high active from 0-639
49
       assign h vid = (hcount < 10'd640);</pre>
50
51
       //Vertical Scan
52
        //count from 0 to 524
53
       assign v count = (vcount == 10'd524);
54
55
       always@ (posedge clk, posedge rst)
56
          if (rst)
57
             vcount <= 10'b0;
```

Fri Dec 06 03:48:59 2019

hsync.v

```
58
           else
59
              vcount <= vncount;</pre>
60
        //mux 4:1
61
62
        always@ (*)
           case({{select && h count}, v count})
63
              2'b00: vncount = vcount;
64
65
              2'b01: vncount = vcount;
              2'b10: vncount = vcount + 10'b1;
66
67
              2'b11: vncount = 10'b0;
68
           endcase
69
70
        //vertical sync signal is low active from 490 to 491
71
        always@ (posedge clk)
72
           v sync = ~((vcount == 10'd490) || (vcount == 10'd491));
73
74
        //vertical video on signal is high active from 0-479
75
        assign v vid = (vcount < 10'd480);</pre>
76
77
        //Video ON/OFF
78
        //video on signal is high active when both horizontal and vertical video signal
     are active
79
        assign video_on = (h_vid && v_vid);
80
     endmodule
81
82
```

```
1
     `timescale 1ns / 1ps
 2
     3
     //
          File name: Paddle Up Button Debouncer
                                                                                  //
     //
                                                                                  //
 4
 5
     //
                                                                                  11
          Created by: Anh Nguyen on 12/03/19
 6
     //
          Copyright @2019 Anh Nguyen. All rights reserved.
                                                                                  //
 7
     //
                                                                                  11
 8
     //
          In submitting this file for class work at CSULB
                                                                                  //
 9
    //
          I am confirming that this is my work and the work
                                                                                  //
    //
          of no one else. In submitting this code I acknowledge
                                                                                  //
10
                                                                                  11
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                  //
13
    //
                                                                                  //
14
    15
    module upDebounce(clk, rst, pulse, button, yes);
16
        input clk,rst,pulse,button;
17
        output reg yes;
18
        reg [2:0] state, nState;
19
       req nYes;
20
21
        always@(posedge clk, posedge rst)
22
           if(rst)
23
             {state, yes} <= 4'b0;
24
          else
25
             {state, yes} <= {nState, nYes};
26
2.7
        always@(*)
28
          case({state,pulse,button})
29
             5'b000 00: \{nState, nYes\} = 4'b000 0;
30
             5'b000 01: {nState, nYes} = 4'b001 0;
             5'b000 10: \{nState, nYes\} = 4'b000 0;
31
             5'b000 11: \{nState, nYes\} = 4'b001 0;
32
33
             5'b001 00: \{nState, nYes\} = 4'b000 0;
34
             5'b001 01: {nState, nYes} = 4'b001 0;
35
             5'b001 10: {nState, nYes} = 4'b000 0;
36
             5'b001 11: \{nState, nYes\} = 4'b010 0;
             5'b010 00: \{nState, nYes\} = 4'b000 0;
37
38
             5'b010 01: \{nState, nYes\} = 4'b010 0;
39
             5'b010 10: {nState, nYes} = 4'b000 0;
             5'b010 11: {nState, nYes} = 4'b011 0;
40
             5'b011 00: {nState, nYes} = 4'b000 0;
41
42
             5'b011 01: {nState, nYes} = 4'b011 0;
43
             5'b011 10: \{nState, nYes\} = 4'b000 0;
             5'b011 11: {nState, nYes} = 4'b100 1;
44
45
             5'b100 00: {nState, nYes} = 4'b101 1;
             5'b100 01: {nState, nYes} = 4'b100 1;
46
47
             5'b100 10: \{nState, nYes\} = 4'b101 1;
48
             5'b100 11: \{nState, nYes\} = 4'b100 1;
49
             5'b101 00: {nState, nYes} = 4'b101 1;
50
             5'b101 01: \{nState, nYes\} = 4'b100 1;
             5'b101 10: {nState, nYes} = 4'b110 1;
51
             5'b101 11: {nState, nYes} = 4'b100 1;
52
             5'b110 00: {nState, nYes} = 4'b110 1;
53
             5'b110 01: {nState, nYes} = 4'b100 1;
54
             5'b110 10: {nState, nYes} = 4'b111 1;
55
56
             5'b110 11: {nState, nYes} = 4'b100 1;
57
             5'b111 00: {nState, nYes} = 4'b111 1;
```

Fri Dec 06 03:53:18 2019

upDebounce.v

```
5'b111_01: {nState, nYes} = 4'b100_1;
58
              5'b111 10: \{nState, nYes\} = 4'b000 0;
59
60
              5'b111 11: {nState, nYes} = 4'b100 1;
              default: {nState, nYes} = 4'b000_0;
61
62
           endcase
63
64
65
66
67
68
69
     endmodule
70
71
```

```
1
     `timescale 1ns / 1ps
 2
     3
     //
          File name: Paddle Down Button Debouncer
                                                                                  //
     //
                                                                                  //
 4
 5
     //
                                                                                  11
          Created by: Anh Nguyen on 12/03/19
 6
     //
          Copyright @2019 Anh Nguyen. All rights reserved.
                                                                                  //
 7
     //
                                                                                  11
 8
     //
          In submitting this file for class work at CSULB
                                                                                  //
 9
    //
          I am confirming that this is my work and the work
                                                                                  //
    //
          of no one else. In submitting this code I acknowledge
                                                                                  //
10
                                                                                  11
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                  //
13
    //
                                                                                  //
14
    15
    module downDebounce(clk, rst, pulse, button, yes);
16
        input clk,rst,pulse,button;
17
        output reg yes;
18
        reg [2:0] state, nState;
19
       req nYes;
20
21
        always@(posedge clk, posedge rst)
22
           if(rst)
23
             {state, yes} <= 4'b0;
24
          else
25
             {state, yes} <= {nState, nYes};
26
2.7
        always@(*)
28
          case({state,pulse,button})
29
             5'b000 00: \{nState, nYes\} = 4'b000 0;
30
             5'b000 01: {nState, nYes} = 4'b001 0;
             5'b000 10: \{nState, nYes\} = 4'b000 0;
31
             5'b000 11: \{nState, nYes\} = 4'b001 0;
32
33
             5'b001 00: \{nState, nYes\} = 4'b000 0;
34
             5'b001 01: {nState, nYes} = 4'b001 0;
35
             5'b001 10: {nState, nYes} = 4'b000 0;
36
             5'b001 11: \{nState, nYes\} = 4'b010 0;
             5'b010 00: \{nState, nYes\} = 4'b000 0;
37
38
             5'b010 01: \{nState, nYes\} = 4'b010 0;
39
             5'b010 10: {nState, nYes} = 4'b000 0;
             5'b010 11: {nState, nYes} = 4'b011 0;
40
41
             5'b011 00: {nState, nYes} = 4'b000 0;
42
             5'b011 01: {nState, nYes} = 4'b011 0;
43
             5'b011 10: \{nState, nYes\} = 4'b000 0;
             5'b011 11: {nState, nYes} = 4'b100 1;
44
45
             5'b100 00: {nState, nYes} = 4'b101 1;
             5'b100 01: {nState, nYes} = 4'b100 1;
46
47
             5'b100 10: \{nState, nYes\} = 4'b101 1;
48
             5'b100 11: \{nState, nYes\} = 4'b100 1;
49
             5'b101 00: {nState, nYes} = 4'b101 1;
50
             5'b101 01: \{nState, nYes\} = 4'b100 1;
             5'b101 10: {nState, nYes} = 4'b110 1;
51
             5'b101 11: {nState, nYes} = 4'b100 1;
52
             5'b110 00: {nState, nYes} = 4'b110 1;
53
             5'b110 01: {nState, nYes} = 4'b100 1;
54
             5'b110 10: {nState, nYes} = 4'b111 1;
55
56
             5'b110 11: {nState, nYes} = 4'b100 1;
             5'b111 00: {nState, nYes} = 4'b111 1;
57
```

Fri Dec 06 03:53:33 2019

downDebounce.v

```
5'b111_01: {nState, nYes} = 4'b100_1;
58
              5'b111 10: {nState, nYes} = 4'b000 0;
59
60
              5'b111 11: {nState, nYes} = 4'b100 1;
              default: {nState, nYes} = 4'b000 0;
61
62
           endcase
63
64
65
66
67
68
69
     endmodule
70
```

```
1
     `timescale 1ns / 1ps
 2
     3
     //
          File name: Paddle Up Button Debouncer
                                                                                  //
     //
                                                                                  //
 4
 5
     //
                                                                                  11
          Created by: Anh Nguyen on 12/03/19
 6
     //
          Copyright @2019 Anh Nguyen. All rights reserved.
                                                                                  //
 7
     //
                                                                                  11
 8
     //
          In submitting this file for class work at CSULB
                                                                                  //
 9
    //
          I am confirming that this is my work and the work
                                                                                  //
    //
          of no one else. In submitting this code I acknowledge
                                                                                  //
10
                                                                                  11
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                  //
13
    //
                                                                                  //
14
    15
    module upDebounce(clk, rst, pulse, button, yes);
16
        input clk,rst,pulse,button;
17
        output reg yes;
18
        reg [2:0] state, nState;
19
       req nYes;
20
21
        always@(posedge clk, posedge rst)
22
           if(rst)
23
             {state, yes} <= 4'b0;
24
          else
25
             {state, yes} <= {nState, nYes};
26
2.7
        always@(*)
28
          case({state,pulse,button})
29
             5'b000 00: \{nState, nYes\} = 4'b000 0;
30
             5'b000 01: {nState, nYes} = 4'b001 0;
             5'b000 10: \{nState, nYes\} = 4'b000 0;
31
             5'b000 11: \{nState, nYes\} = 4'b001 0;
32
33
             5'b001 00: \{nState, nYes\} = 4'b000 0;
34
             5'b001 01: {nState, nYes} = 4'b001 0;
35
             5'b001 10: {nState, nYes} = 4'b000 0;
36
             5'b001 11: \{nState, nYes\} = 4'b010 0;
             5'b010 00: \{nState, nYes\} = 4'b000 0;
37
38
             5'b010 01: \{nState, nYes\} = 4'b010 0;
39
             5'b010 10: {nState, nYes} = 4'b000 0;
             5'b010 11: {nState, nYes} = 4'b011 0;
40
             5'b011 00: {nState, nYes} = 4'b000 0;
41
42
             5'b011 01: {nState, nYes} = 4'b011 0;
43
             5'b011 10: \{nState, nYes\} = 4'b000 0;
             5'b011 11: {nState, nYes} = 4'b100 1;
44
45
             5'b100 00: {nState, nYes} = 4'b101 1;
             5'b100 01: {nState, nYes} = 4'b100 1;
46
47
             5'b100 10: \{nState, nYes\} = 4'b101 1;
48
             5'b100 11: \{nState, nYes\} = 4'b100 1;
49
             5'b101 00: {nState, nYes} = 4'b101 1;
50
             5'b101 01: \{nState, nYes\} = 4'b100 1;
             5'b101 10: {nState, nYes} = 4'b110 1;
51
             5'b101 11: {nState, nYes} = 4'b100 1;
52
             5'b110 00: {nState, nYes} = 4'b110 1;
53
             5'b110 01: {nState, nYes} = 4'b100 1;
54
             5'b110 10: {nState, nYes} = 4'b111 1;
55
56
             5'b110 11: {nState, nYes} = 4'b100 1;
57
             5'b111 00: {nState, nYes} = 4'b111 1;
```

Fri Dec 06 03:53:47 2019

upDebounce.v

```
5'b111_01: {nState, nYes} = 4'b100_1;
58
              5'b111 10: {nState, nYes} = 4'b000 0;
59
60
              5'b111 11: {nState, nYes} = 4'b100 1;
              default: {nState, nYes} = 4'b000_0;
61
62
           endcase
63
64
65
66
67
68
69
     endmodule
70
71
```

```
1
     `timescale 1ns / 1ps
 2
     3
     //
          File name: Paddle Down Button Debouncer
                                                                                  //
     //
                                                                                  //
 4
 5
     //
                                                                                  11
          Created by: Anh Nguyen on 12/03/19
          Copyright @2019 Anh Nguyen. All rights reserved.
 6
     //
                                                                                  //
 7
     //
                                                                                  11
 8
     //
          In submitting this file for class work at CSULB
                                                                                  //
 9
    //
          I am confirming that this is my work and the work
                                                                                  //
    //
          of no one else. In submitting this code I acknowledge
                                                                                  //
10
                                                                                  11
     //
11
          that plagiarism in student project work is subject to
12
    //
          dismissal from the class.
                                                                                  //
13
    //
                                                                                  //
14
    15
    module downDebounce(clk, rst, pulse, button, yes);
16
       input clk,rst,pulse,button;
17
       output reg yes;
18
       reg [2:0] state, nState;
19
       req nYes;
20
21
       always@(posedge clk, posedge rst)
22
           if(rst)
23
             {state, yes} <= 4'b0;
24
          else
25
             {state, yes} <= {nState, nYes};
26
2.7
       always@(*)
28
          case({state,pulse,button})
29
             5'b000 00: {nState, nYes} = 4'b000 0;
30
             5'b000 01: {nState, nYes} = 4'b001 0;
             5'b000 10: \{nState, nYes\} = 4'b000 0;
31
             5'b000 11: \{nState, nYes\} = 4'b001 0;
32
33
             5'b001 00: \{nState, nYes\} = 4'b000 0;
34
             5'b001 01: {nState, nYes} = 4'b001 0;
35
             5'b001 10: {nState, nYes} = 4'b000 0;
36
             5'b001 11: {nState, nYes} = 4'b010 0;
             5'b010 00: \{nState, nYes\} = 4'b000 0;
37
38
             5'b010 01: \{nState, nYes\} = 4'b010 0;
39
             5'b010 10: {nState, nYes} = 4'b000 0;
             5'b010 11: {nState, nYes} = 4'b011 0;
40
             5'b011 00: {nState, nYes} = 4'b000 0;
41
42
             5'b011 01: {nState, nYes} = 4'b011 0;
43
             5'b011 10: \{nState, nYes\} = 4'b000 0;
             5'b011 11: {nState, nYes} = 4'b100 1;
44
45
             5'b100 00: {nState, nYes} = 4'b101 1;
             5'b100 01: {nState, nYes} = 4'b100 1;
46
47
             5'b100 10: \{nState, nYes\} = 4'b101 1;
48
             5'b100 11: \{nState, nYes\} = 4'b100 1;
49
             5'b101 00: {nState, nYes} = 4'b101 1;
50
             5'b101 01: \{nState, nYes\} = 4'b100 1;
             5'b101 10: {nState, nYes} = 4'b110 1;
51
             5'b101 11: {nState, nYes} = 4'b100 1;
52
             5'b110 00: {nState, nYes} = 4'b110 1;
53
             5'b110 01: {nState, nYes} = 4'b100 1;
54
             5'b110 10: {nState, nYes} = 4'b111 1;
55
56
             5'b110 11: {nState, nYes} = 4'b100 1;
             5'b111 00: {nState, nYes} = 4'b111 1;
57
```

Fri Dec 06 03:54:00 2019

downDebounce.v

```
5'b111_01: {nState, nYes} = 4'b100_1;
58
              5'b111 10: {nState, nYes} = 4'b000 0;
59
60
              5'b111 11: {nState, nYes} = 4'b100 1;
              default: {nState, nYes} = 4'b000 0;
61
62
           endcase
63
64
65
66
67
68
69
     endmodule
70
```

Fri Dec 06 03:54:18 2019

```
## This file is a general .ucf for the Nexys4 DDR Rev C board
  1
       ## To use it in a project:
       ## - uncomment the lines corresponding to used pins
         ## - rename the used signals according to the project
   5
   6
         ## Clock signal
         NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33";
                                                                                                                       \#Bank = 35, Pin name =
          #IO L12P T1 MRCC 35,
                                                                   Sch name = clk100mhz
          #NET "clk100mhz" TNM NET = sys clk pin;
   8
          #TIMESPEC TS sys clk pin = PERIOD sys clk pin 100 MHz HIGH 50%;
   9
 10
 11
 12
         ## Switches
13 NET "sw<0>" LOC=J15 | TOSTANDARD=LVCMOS33; #IO_L24N_T3_RSO_15
14 NET "sw<1>" LOC=L16 | TOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_EMCCLK_14
15 NET "sw<2>" LOC=M13 | TOSTANDARD=LVCMOS33; #IO_L6N_T0_D08_VREF_14
16 NET "sw<3>" LOC=R15 | TOSTANDARD=LVCMOS33; #IO_L6N_T0_D08_VREF_14
17 NET "sw<4>" LOC=R15 | TOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_14
18 NET "sw<5>" LOC=R17 | TOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_14
19 NET "sw<6>" LOC=T18 | TOSTANDARD=LVCMOS33; #IO_L7N_T1_D10_14
19 NET "sw<6>" LOC=U18 | TOSTANDARD=LVCMOS33; #IO_L7N_T1_D10_14
20 NET "sw<7>" LOC=R13 | TOSTANDARD=LVCMOS33; #IO_L5N_T0_D07_14
21 NET "sw<8>" LOC=R13 | TOSTANDARD=LVCMOS33; #IO_L24N_T3_34
22 NET "sw<9>" LOC=U8 | TOSTANDARD=LVCMOS33; #IO_L24N_T3_34
23 NET "sw<10>" LOC=U8 | TOSTANDARD=LVCMOS33; #IO_L25_34
24 NET "sw<10>" LOC=R16 | TOSTANDARD=LVCMOS33; #IO_L25_T3_A03_D19_14
25 #NET "sw<11>" LOC=T13 | TOSTANDARD=LVCMOS33; #IO_L23P_T3_A03_D19_14
25 #NET "sw<12>" LOC=H6 | TOSTANDARD=LVCMOS33; #IO_L24P_T3_35
26 #NET "sw<13>" LOC=U12 | TOSTANDARD=LVCMOS33; #IO_L24P_T3_A08_D24_14
27 #NET "sw<14>" LOC=U11 | TOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_14
28 #NET "sw<15>" LOC=U10 | TOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_14
 13 NET "sw<0>"
                                            LOC=J15 | IOSTANDARD=LVCMOS33; #IO L24N T3 RSO 15
 29
 30
 31
      ## Buttons
          #NET "cpu resetn" LOC=C12 | IOSTANDARD=LVCMOS33; #IO L3P T0 DQS AD1P 15
 32
 33
 34 NET "rst"
                                           LOC=N17 | IOSTANDARD=LVCMOS33; #IO L9P T1 DQS 14
 35 NET "rightDownButton" LOC=P18 | IOSTANDARD=LVCMOS33; #IO L9N T1 DQS D13 14
       NET "downButton"LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_NET "rightUpButton"LOC=M17 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_D1NET "upButton"LOC=M18 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_D05_14
                                                       LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_14
 36
 37
                                                       LOC=M17 | IOSTANDARD=LVCMOS33; #IO L10N T1 D15 14
 38
 39
 40
 41 ## LEDs
 42 #NET "O<0>"
                                           LOC=H17 | IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
       #NET "Q<1>"
                                           LOC=K15 | IOSTANDARD=LVCMOS33; #IO L24P T3 RS1 15
 43
       #NET "Q<2>"
                                          LOC=J13 | IOSTANDARD=LVCMOS33; #IO L17N T2 A25 15
 44
 45 #NET "Q<3>"
                                          LOC=N14 | IOSTANDARD=LVCMOS33; #IO L8P T1 D11 14
46 #NET "led<4>" LOC=R18 | IOSTANDARD=LVCMOS33; #IO_L7P_T1_D09_14
47 #NET "led<5>" LOC=V17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A11_D27_14
48 #NET "led<6>" LOC=U17 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A14_D30_14
49 #NET "led<7>" LOC=U16 | IOSTANDARD=LVCMOS33; #IO_L18P_T2_A12_D28_14
 50 #NET "led<8>"
                                          LOC=V16 | IOSTANDARD=LVCMOS33; #IO L16N T2 A15 D31 14
```

Fri Dec 06 03:54:18 2019

```
#NET "led<15>" LOC=V11 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS A06 D22 14
   57
  58
  59
   60
           ##LEDs RGB
              #NET "led16_b" LOC=R12 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_D06_14

#NET "led16_g" LOC=M16 | IOSTANDARD=LVCMOS33; #IO_L10P_T1_D14_14

#NET "led16_r" LOC=N15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_14

#NET "led17_b" LOC=G14 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_ADV_B_15

#NET "led17_g" LOC=R11 | IOSTANDARD=LVCMOS33; #IO_0_14

#NET "led17_r" LOC=N16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_14
   61 #NET "led16 b"
   62 #NET "led16 g"
          #NET "led16 r"
   63
   64
           #NET "led17 b"
          #NET "led17_g"
   65
   66
   67
   68
   69
               ## 7 segment display
   70 #NET "cathodes<6>"
                                                                                    LOC=T10 | IOSTANDARD=LVCMOS33; #IO L24N T3 A00 D16 14
                                                                              LOC=R10 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_A00_D10_14
LOC=R10 | IOSTANDARD=LVCMOS33; #IO_25_14
LOC=K16 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
LOC=K13 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
LOC=P15 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_14
LOC=T11 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A10_D26_14
LOC=L18 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_D04_14
             #NET "cathodes<5>"
   71
          #NET "cathodes<4>"
  72
  73 #NET "cathodes<3>"
  74 #NET "cathodes<2>"
  77 #NET "cathodes<7>"
                                                                                    LOC=H15 | IOSTANDARD=LVCMOS33; #IO L19N T3 A21 VREF 15
  78
  79 #NET "anodes<0>" LOC=J17 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_FOE_B_15
80 #NET "anodes<1>" LOC=J18 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_FWE_B_15
81 #NET "anodes<2>" LOC=T9 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14
82 #NET "anodes<3>" LOC=J14 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A22_15
83 #NET "anodes<4>" LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14
84 #NET "anodes<5>" LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14
85 #NET "anodes<6>" LOC=K2 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_35
86 #NET "anodes<7>" LOC=U13 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_A02_D18_14
  87
  89
           ## Pmod Header JA
           ## PMOd Header JA

#NET "ja<1>" LOC=C17 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_A19_15

#NET "ja<2>" LOC=D18 | IOSTANDARD=LVCMOS33; #IO_L21N_T3_DQS_A18_15

#NET "ja<3>" LOC=E18 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_15

#NET "ja<4>" LOC=G17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A23_15

#NET "ja<7>" LOC=D17 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A27_15

#NET "ja<8>" LOC=E17 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_A28_15

#NET "ja<9>" LOC=F18 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A16_15

#NET "ja<10>" LOC=G18 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A17_15
  90 #NET "ja<1>"
  91 #NET "ja<2>"
  92 #NET "ja<3>"
   93
          #NET "ja<7>"
  94
  95 #NET "ja<8>"
  96 #NET "ja<9>"
   97
  98
  99 ## Pmod Header JB
100 #NET "jb<1>"
                                                               LOC=D14 | IOSTANDARD=LVCMOS33; #IO L1P TO ADOP 15
                                                         LOC=F16 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_15
LOC=G16 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_15
LOC=H14 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_15
LOC=E16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_15
LOC=F13 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD9P_15
LOC=G13 | IOSTANDARD=LVCMOS33; #IO_D15
LOC=H16 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_15
          #NET "jb<2>"
101
102 #NET "jb<3>"
103 #NET "jb<4>"
104 #NET "jb<7>"
105 #NET "jb<8>"
106 #NET "jb<9>"
107 #NET "jb<10>"
108
109 ## Pmod Header JC
110 #NET "jc<1>" LOC=K1 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_35

111 #NET "jc<2>" LOC=F6 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_VREF_35

112 #NET "jc<3>" LOC=J2 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_35

113 #NET "jc<4>" LOC=G6 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_35
```

```
114 #NET "jc<7>" LOC=E7 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_35

115 #NET "jc<8>" LOC=J3 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_35

116 #NET "jc<9>" LOC=J4 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_35

117 #NET "jc<10>" LOC=E6 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD13P_35
118
119 ## Pmod Header JD
120 #NET "jd<1>"
                                          LOC=H4 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS 35
                                      LOC=H1 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_35
LOC=G1 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_35
LOC=G3 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_35
LOC=H2 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_35
LOC=G4 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_35
LOC=G2 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_35
LOC=F3 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_35
121 #NET "jd<2>"
122 #NET "jd<3>"
123 #NET "jd<4>"
124 #NET "jd<7>"
125 #NET "jd<8>"
126 #NET "jd<9>"
127 #NET "jd<10>"
128
129 ##Pmod Header JXADC
138
139
140
         ##VGA Connector
141 NET "vgaR<0>"
                                       LOC=A3 | IOSTANDARD=LVCMOS33; #IO L8N T1 AD14N 35
         NET "vgaR<1>" LOC=B4 | IOSTANDARD=LVCMOS33; #IO_L7N_T1_AD6N_35

NET "vgaR<2>" LOC=C5 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD4N_35

NET "vgaR<3>" LOC=A4 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_AD14P_35
142 NET "vgaR<1>"
143
144
145
146 NET "vgaG<0>" LOC=C6 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD4P_35

147 NET "vgaG<1>" LOC=A5 | IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_AD5N_35

148 NET "vgaG<2>" LOC=B6 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD12N_35
         NET "vgaG<3>"
149
                                       LOC=A6 | IOSTANDARD=LVCMOS33; #IO L3P T0 DQS AD5P 35
150
151 NET "vgaB<0>" LOC=B7 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD12P_35
152 NET "vgaB<1>" LOC=C7 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_35
153 NET "vgaB<2>" LOC=D7 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_35
154 NET "vgaB<3>" LOC=D8 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_35
155
         NET "hscan"
                                   LOC=B11 | IOSTANDARD=LVCMOS33; #IO L4P T0 15
         NET "vscan"
                                       LOC=B12 | IOSTANDARD=LVCMOS33; #IO L3N TO DQS AD1N 15
157
158
159
##Micro SD Connector
169
170
```

Fri Dec 06 03:54:18 2019

```
171 ##PWM Audio Amplifier
172 #NET "aud_pwm" LOC=A11 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_15
173 #NET "aud_sd" LOC=D12 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_15
174
175
176 ##Accelerometer
##RCCeTeTOMETET

177 #NET "acl_miso" LOC=E15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_15

178 #NET "acl_mosi" LOC=F14 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD9N_15

179 #NET "acl_sclk" LOC=F15 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_15

180 #NET "acl_csn" LOC=D15 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_15

181 #NET "acl_int<1>" LOC=B13 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD8P_15

182 #NET "acl_int<2>" LOC=C16 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A20_15
183
184
185
        ##Temperature Sensor
186 #NET "tmp_ct" LOC=B14 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD8N_15
187 #NET "tmp_int" LOC=D13 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_15
188 #NET "tmp_scl" LOC=C14 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD0N_15
189 #NET "tmp_sda" LOC=C15 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_15
190
191
192 ##USB-RS232 Interface
193 #NET "uart_cts" LOC=D3 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_35
194 #NET "uart_rts" LOC=E5 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD13N_35
195 #NET "uart_rxd_out" LOC=D4 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_35
         #NET "uart txd in" LOC=C4 | IOSTANDARD=LVCMOS33; #IO L7P T1 AD6P 35
196
197
198
199 ##Omnidirectional Microphone
200 #NET "m_clk" LOC=J5 | IOSTANDARD=LVCMOS33; #IO_25_35
201 #NET "m_data" LOC=H5 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_35
202 #NET "m_lrsel" LOC=F5 | IOSTANDARD=LVCMOS33; #IO_0_35
203
204
205 ##USB HID (PS/2)
206 #NET "ps2_clk"
                                            LOC=F4 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_35
LOC=B2 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_AD15N_35
          #NET "ps2 data"
207
208
209
210 ##Quad SPI Flash
216
217
218 ##SMSC Ethernet PHY
```

Fri Dec 06 03:54:19 2019

		_			_
11	$\overline{}$	+	11	$\boldsymbol{\sim}$	+

228	#NET "eth_rstn"	LOC=B3 IOSTANDARD=LVCMOS33; #IO_L10P_T1_AD15P_35
229	#NET "eth_txen"	LOC=B9 IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_16
230	#NET "eth_rxerr"	LOC=C10 IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_16
231		