


**UE21EC343AB5** 

**SYNCHRONOUS 4-BIT ADDER** 


ANIRUDH N S PES2UG21EC015

#### DESIGN FILE

```
\oplus
design.sv
   module adder(
      input clk,
     input reset,
     input [3:0] a,
     input [3:0] b,
      output reg [4:0] c
     always @ (posedge clk, posedge reset)
     if ( reset )
      c \ll 0;
      else
        c \ll a+b;
 15 endmodule
```



#### LAYERED TESTBENCH



### PACKET/TRANSACTION


 We declare all the input and output signals available in the design of the packet class



```
transaction.sv
testbench.sv
                               generato
                 environment.sv
scoreboard.sv
                                   prog
    class transaction;
       randc bit [3:0] a;
       rand bit [3:0] b;
                 bit [4:0] c;
    endclass
```

### GENERATOR

• The generator will randomize the input signals. The randomized inputs are put into the mailbox using the put method.



```
interface.sv
                                                                monitor.sv
                                        driver.sv
            transaction.sv
                           generator.sv
testbench.sv
                                       * top.sv
              environment.sv
scoreboard.sv
                              program.sv
    `include "transaction.sv"
    class generator;
      mailbox gen2driv;
      event ended;
      int repeat_count;
      transaction trans;
      function new ( mailbox gen2driv);
        this.gen2driv = gen2driv;
      endfunction
      task main:
        repeat(repeat_count)
        begin
          trans = new();
          if (!trans.randomize()) $fatal ("Gen randomization failed");
          gen2driv.put(trans);
        end
        -> ended:
      endtask
 23 endclass
```


### DRIVER

• The Driver drives the stimulus into the DUT through the interface.



```
generator.sv
                                                   interface.sv
                                        driver.sv
testbench.sv
            transaction.sv
                             program.sv top.sv
           environment.sv
scoreboard.sv
  1 `include "generator.sv"
  2 class driver;
      virtual intf_adr vif;
      mailbox gen2driv;
      int no_trans;
      function new (virtual intf_adr vif, mailbox gen2driv);
        this.vif = vif;
        this.gen2driv = gen2driv;
      endfunction
 12
      task reset;
       wait ( vif.reset );
       vif.a <= 0;
       vif.b <= 0;
        wait ( !vif.reset );
      endtask
      task main;
        forever
        begin
          transaction trans;
          gen2driv.get(trans);
          @ (posedge vif.clk)
          vif.a <= trans.a;</pre>
          vif.b <= trans.b;</pre>
          trans.c = vif.c;
          no_trans++;
        end
      endtask
 34 endclass
```

# INTERFACE



### MONITOR


 The DUT receives the stimulus and generates the outputs. The outputs are sampled/collected in the monitor



```
generator.sv
                                         driver.sv
                                                     interface.sv
            transaction.sv
                                                                   monitor.sv
testbench.sv
               environment.sv
                               program.sv
                                            top.sv
scoreboard.sv
                                                                      SV/Verilog Te
     include "driver.sv"
    class monitor;
       virtual intf_adr vif;
       mailbox mon2scb;
       function new ( virtual intf_adr vif, mailbox mon2scb);
         this.vif = vif;
         this.mon2scb = mon2scb;
       endfunction
       task main;
 11
         forever
         begin
 13
           transaction trans;
           trans = new();
           @ (posedge vif.clk)
           trans.a = vif.a;
           trans.b = vif.b;
           trans.c = vif.c;
           mon2scb.put(trans);
 20
         end
 21
       endtask
     endclass
```


### SCOREBOARD

 The DUT receives the stimulus and generates the outputs. The outputs are sampled/collected in the monitor




```
generator.sv driver.sv interface.sv monitor.sv
            transaction.sv
testbench.sv
              environment.sv
                              program.sv
scoreboard.sv
    `include "monitor.sv"
    class scoreboard;
        virtual intf_adr vif;
        mailbox mon2scb;
        int no_trans;
        bit [4:0] GoldenFile_Var;
        function new ( mailbox mon2scb );
            this.mon2scb = mon2scb:
        endfunction
 13
        task main:
        forever
        begin
            transaction trans:
            mon2scb.get(trans);
            GoldenFile_Var = trans.a + trans.b;
 19
            display ( '' \ t \ a = \%0d, \ t \ b = \%0d, \ t \ c = \%0d '', \ trans.a,
    trans.b, trans.c );
          assert ( (GoldenFile_Var) == trans.c) $display( " Success " );
            else $error ( " Gone wrong " );
            no_trans++;
        end
        endtask
 27 endclass
```

#### TestBench\_Top



# ENVIRONMENT



```
generator.sv driver.sv interface.sv monitor.sv
testbench.sv
            transaction.sv
          environment.sv
                             program.sv top.sv
scoreboard.sv
  1 `include "scoreboard.sv"
  2 class environment;
       virtual intf_adr vif;
       mailbox gen2driv, mon2scb;
       generator gen;
       driver driv ;
       monitor mon;
        scoreboard scb;
 10
        function new ( virtual intf_adr vif );
 11
            this.vif = vif;
 12
            gen2driv = new();
 13
            mon2scb = new();
 14
            gen = new ( gen2driv );
 15
            driv = new ( vif, gen2driv );
 16
            mon = new ( vif, mon2scb );
 17
            scb = new (mon2scb );
 18
        endfunction
 19
 20
 21
        task pre_run;
 22
            driv.reset();
23
        endtask
 24
        task test;
 25
            fork
 26
            gen.main();
 27
            driv.main();
 28
            mon.main();
 29
            scb.main();
 30
            join
 31
        endtask
 32
33
 34
        task post_run;
            wait ( gen.ended.triggered );
 35
            wait ( gen.repeat_count == driv.no_trans );
 36
            wait ( gen.repeat_count == scb.no_trans );
 37
 38
        endtask
 39
 40
        task main;
 41
            pre_run();
 42
            test();
 43
            post_run();
        endtask
 44
 45
 46 endclass
```

### TEST

```
generator.sv
                                         driver.sv
            transaction.sv
testbench.sv
              environment.sv
                              program.sv
scoreboard.sv
                                            top.sv
  1 `include "environment.sv"
  2 program test ( intf_adr intf );
        environment env;
        initial begin
          env = new ( intf ) ;
          env.gen.repeat_count = 400;
          env.main();
        end
 10 endprogram
```

#### TOP

```
transaction.sv generator.sv
                                         driver.sv
testbench.sv
           environment.sv program.sv
                                           top.sv
scoreboard.sv
  1 module top;
        bit clk, reset;
        always #5 clk = \simclk;
        intf_adr intf_1(clk, reset);
        test test_1(intf_1);
        adder DUT (
           .clk (intf_1.clk),
           .reset (intf_1.reset),
 10
           .a (intf_1.a),
           .b (intf_1.b),
 12
           .c (intf_1.c)
 13
 14
 15
        initial begin
 16
        reset = 1; clk = 0;
 17
        #30; reset = 0;
 18
 19
        end
 20
        initial
 21
        begin
        $dumpfile ("dump.vcd");
 24
        $dumpvars;
        end
 25
 26
   endmodule
```

# THANK YOU

