



VERIFICATION OF DIGITAL SYSTEMS

UE21EC343AB5

SYNCHRONOUS 4-BIT ADDER

ANIRUDH N S
PES2UG21EC015




DESIGN FILE


design.sv



```
1 module adder(  
2   input clk,  
3   input reset,  
4   input [3:0] a,  
5   input [3:0] b,  
6   output reg [4:0] c  
7 );  
8  
9   always @ (posedge clk, posedge reset)  
10    if ( reset )  
11      c <= 0;  
12    else  
13      c <= a+b;  
14  
15 endmodule
```




LAYERED TESTBENCH



PACKET/TRANSACTION


- We declare all the input and output signals available in the design of the packet class



```
1 class transaction;
2     randc bit [3:0] a;
3     rand bit [3:0] b;
4         bit [4:0] c;
5 endclass
```

GENERATOR

- The generator will randomize the input signals. The randomized inputs are put into the mailbox using the put method.




```
1 `include "transaction.sv"
2 class generator;
3     mailbox gen2driv;
4     event ended;
5     int repeat_count;
6     transaction trans;
7
8     function new ( mailbox gen2driv);
9         this.gen2driv = gen2driv;
10    endfunction
11
12    task main;
13        repeat(repeat_count)
14
15        begin
16            trans = new();
17            if ( !trans.randomize()) $fatal ( "Gen randomization failed" );
18            gen2driv.put(trans);
19        end
20        -> ended;
21    endtask
22
23 endclass
```

DRIVER

- The Driver drives the stimulus into the DUT through the interface.

```
testbench.sv  transaction.sv  generator.sv  driver.sv  interface.sv  monit
scoreboard.sv  environment.sv  program.sv  top.sv  +
1  `include "generator.sv"
2  class driver;
3      virtual intf_adr vif;
4      mailbox gen2driv;
5      int no_trans;
6
7
8      function new (virtual intf_adr vif, mailbox gen2driv);
9          this.vif = vif;
10         this.gen2driv = gen2driv;
11     endfunction
12
13     task reset;
14         wait ( vif.reset );
15         vif.a <= 0;
16         vif.b <= 0;
17         wait ( !vif.reset );
18     endtask
19
20     task main;
21         forever
22         begin
23             transaction trans;
24             gen2driv.get(trans);
25
26             @ (posedge vif.clk)
27             vif.a <= trans.a;
28             vif.b <= trans.b;
29             trans.c = vif.c;
30             no_trans++;
31         end
32     endtask
33
34 endclass
```



INTERFACE



```
1 interface intf_adr( input logic clk, reset);
2     logic [3:0] a;
3     logic [3:0] b;
4     logic [4:0] c;
5
6     covergroup cg @ (posedge clk);
7         cov_a : coverpoint a;
8         cov_b : coverpoint b;
9         cov_c : coverpoint c;
10    endgroup
11
12    cg cg_1 = new();
13
14
15 endinterface
```

MONITOR

- The DUT receives the stimulus and generates the outputs. The outputs are sampled/collected in the monitor



```
1 `include "driver.sv"
2 class monitor;
3     virtual intf_adr vif;
4     mailbox mon2scb;
5
6     function new ( virtual intf_adr vif, mailbox mon2scb);
7         this.vif = vif;
8         this.mon2scb = mon2scb;
9     endfunction
10
11     task main;
12         forever
13         begin
14             transaction trans;
15             trans = new();
16             @ (posedge vif.clk)
17             trans.a = vif.a;
18             trans.b = vif.b;
19             trans.c = vif.c;
20             mon2scb.put(trans);
21         end
22     endtask
23
24 endclass
```



SCOREBOARD

- The DUT receives the stimulus and generates the outputs. The outputs are sampled/collected in the monitor


```
testbench.sv  transaction.sv  generator.sv  driver.sv  interface.sv  monitor.sv
scoreboard.sv  environment.sv  program.sv  top.sv  +

1  `include "monitor.sv"
2  class scoreboard;
3
4      virtual intf_adr vif;
5      mailbox mon2scb;
6      int no_trans;
7      |
8      bit [4:0] GoldenFile_Var;
9
10     function new ( mailbox mon2scb );
11         this.mon2scb = mon2scb;
12     endfunction
13
14     task main;
15     forever
16     begin
17         transaction trans;
18         mon2scb.get(trans);
19         GoldenFile_Var = trans.a + trans.b;
20         $display ( " \t a = %0d, \t b = %0d, \t c = %0d ", trans.a,
trans.b, trans.c );
21         assert ( (GoldenFile_Var) == trans.c) $display( " Success " );
22         else $error ( " Gone wrong " );
23         no_trans++;
24     end
25     endtask
26
27 endclass
```

TestBench_Top




ENVIRONMENT



```
1 `include "scoreboard.sv"
2 class environment;
3     virtual intf_adr vif;
4     mailbox gen2driv, mon2scb;
5     generator gen;
6     driver driv ;
7     monitor mon;
8     scoreboard scb;
9
10
11     function new ( virtual intf_adr vif );
12         this.vif = vif;
13         gen2driv = new();
14         mon2scb = new();
15         gen = new ( gen2driv );
16         driv = new ( vif, gen2driv );
17         mon = new ( vif, mon2scb );
18         scb = new (mon2scb );
19     endfunction
20
21     task pre_run;
22         driv.reset();
23     endtask
24
25     task test;
26         fork
27             gen.main();
28             driv.main();
29             mon.main();
30             scb.main();
31         join
32     endtask
33
34     task post_run;
35         wait ( gen.ended.triggered );
36         wait ( gen.repeat_count == driv.no_trans );
37         wait ( gen.repeat_count == scb.no_trans );
38     endtask
39
40     task main;
41         pre_run();
42         test();
43         post_run();
44     endtask
45
46 endclass
```


TEST



The screenshot shows a Verilog IDE with several tabs: testbench.sv, transaction.sv, generator.sv, driver.sv, interface.sv, scoreboard.sv, environment.sv, program.sv (selected), and top.sv. The code in program.sv is as follows:

```
1 `include "environment.sv"
2 program test ( intf_adr intf ) ;
3     environment env;
4     initial begin
5         env = new ( intf ) ;
6         env.gen.repeat_count = 400;
7         env.main();
8     end
9
10 endprogram
```

TOP



The screenshot shows a Verilog IDE with several tabs: testbench.sv, transaction.sv, generator.sv, driver.sv, scoreboard.sv, environment.sv, program.sv, and top.sv (selected). The code in top.sv is as follows:

```
1 module top;
2     bit clk, reset;
3
4     always #5 clk = ~clk;
5
6     intf_adr intf_1(clk, reset);
7     test test_1(intf_1);
8     adder DUT (
9         .clk (intf_1.clk),
10        .reset (intf_1.reset),
11        .a (intf_1.a),
12        .b (intf_1.b),
13        .c (intf_1.c)
14    );
15
16    initial begin
17        reset = 1 ; clk = 0;
18        #30; reset = 0;
19    end
20
21    initial
22    begin
23        $dumpfile ("dump.vcd");
24        $dumpvars;
25    end
26
27 endmodule
```

THANK YOU

