

The Application of MUX in the Realm of Domino Logic, Dynamic Consequently, and Transmission Gates: A Case Study with Performance Calculation.

Divya N¹, Anjali², Anirudh N S³, Chiranjeevi G N⁴

^{1,2,3,4} Department of ECE, PES University-EC Campus, Bangalore, Karnataka, India

⁴chiranjeevign@pes.edu

Abstract— Multiplexers (MUX) are one of the most important components of communication systems. To increase data transmission efficiency, utilize the vast memory space of a computer in an effective way, and convert parallel data into serial form in telecommunication networks, an efficient design of low power-delay MUX is required. Thus, a basic 4:1 MUX is created in this study employing a variety of CMOS logic families, including static CMOS logic, pseudo-NMOS logic, Domino logic, dynamic logic, mux using a transmission gate, and dual-rail Domino logic, to determine the best suitable logic family for creating higher levels of MUX. The implementation is done in VLSI technology, as it has features like small size, low cost, high operating speed, and low power. The performance analysis of the MUX using various CMOS logic families is conducted using a VLSI back-hand tool: Cadence VIRTUOSO SCHEMATIC EDITOR 6.1 at 180nm. Based on the results obtained, it is determined that a Domino logic based 4:1 MUX is the most efficient. Its average power consumption is 20.06%, and its PDP (power delay product) is 20.1% lower than other logic families. But trade-offs are inferred between Domino logic and static CMOS logic, which can be neglected when considering overall performance. This work suggests that any higher-level MUX with low power-delay and PDP can be achieved using Domino logic since it outperforms the other logic families

Keywords— MUX, domino logic, dynamic logic, power analysis

I. INTRODUCTION

A multiplexer, sometimes known as a "MUX," is a digital circuit that selects one of numerous input signals and sends it to a single output line. Digital communication systems, such as data transmission, often employ it to enhance data transmission efficiency by allowing the transmission of many signals on a single communication channel. Multiplexers can also be used to reduce the cost of a system, as fewer communication channels are required. They are also used to route signals from different sources to the same destination

In the following circuit level description, domino logic is used to construct a 4:1 MUX, using two main components/phase.

Precharge phase: A precharge transistor and a precharge node make up the precharge network.

The precharge transistor is an NMOS transistor with a clock signal (CLK) linked to its gate.

The output of the MUX is connected to the precharge node, which is precharged to VDD throughout the precharge period. The gate terminals of the pass transistors are connected to the input signals.

Two pass transistors plus an evaluation node make up the evaluate network.

The evaluation node is precharged to VDD initially during the precharge phase and connected to the MUX's output.

The evaluation node and the input are connected by the first pass transistor (T1). If the select signal (S) is low, and disconnects it if it is high, during the assess phase.

If the select signal is high, the second pass transistor (T2) links the evaluation node to the input during the evaluate phase. If the select signal is low, it disconnects it.

The voltage level at the evaluation node following the evaluation phase controls the MUX's output.

The 4:1 MUX using domino logic can be implemented with fewer transistors than static logic implementations. Nevertheless, it requires a clock signal to operate and may suffer from dynamic hazards. This can lead to increased power consumption and greater circuit complexity. Additionally, as the clock frequency increases, the circuit becomes more susceptible to noise and reliability issues.

II. DESIGN AND IMPLEMENTATION

A. DEMUX 1:4

The data splitter, also known as a demultiplexer, or demultiplexer for short, is the exact opposite of a multiplexer. The demultiplexer takes a single line of input data and switches it sequentially to any number of output lines. The demultiplexer converts a serial data signal on its input to a parallel data signal on its output lines, as shown below. The Demultiplexer switches one common data input line to any one of the 4 output data lines A to D in our example above. As with the multiplexer the individual solid state switches are

selected by the binary input address code on the output select pins “a” and “b” as shown. The demultiplexer is used to process signals that are encoded in parallel form, such as digital computers. It is also used in applications that require a high data transfer rate.




Fig 1:1:4 DEMUX using Dynamic Logic




Fig 2: 1:4 DEMUX Transient Analyses with Timing Delay




Fig 3: 1:4 DEMUX Average Powers

B MUX 4:1




Fig 4: 4:1 MUX using domino logic




Fig 5:4:1 Mux Transient Analysis

III. APPLICATION LEVEL IMPLEMENTATION

A. Using Transmission Gates

Transmission gates are electronic components that pass electrical signals from one circuit to another. They are used in digital systems to control the flow of data and information.




Fig 6: schematic -Transmission Gate

They are key components of computers and other digital systems. Block electrical signals in a circuit. Transmission gates can be used as analog switches or pass gates. The advantage of using transmission gates over other types of switches is their ability to switch signals with low resistance and minimal distortion; they also require less power to operate and are capable of switching faster than other types of switches. Additionally, they are less prone to errors due to noise or other interference

In Figure 6 the drain of PMOS and source of NMOS serve as switches that control the flow of current from one transistor to another. The drain and source of the transistors act to turn the current on or off, depending on the gate voltage applied. This allows for a controlled flow of current for specific applications. inputs while the output is measured across the source of PMOS and drain of NMOS. In NMOS, the body is connected to ground, while in PMOS, the body is connected to VDD. The NMOS transistor V_{ds} and V_{gs}

- $V_{DS} = V_{DD} - V_{out}$
- $V_{GS} = V_{DD} - V_{out}$

Therefore the operation of NMOS is

- Turn off when $V_{gs} < V_{tn}$
- Operational mode when $V_{GS} \geq V_{tn}$

Operates in saturation when $V_{out} > V_{gs} - |V_{tpl}|$

The PMOS transistor V_{ds} and V_{gs}

- $V_{DS} = V_{out} - V_{DD}$
- $V_{GS} = -V_{out}$

Therefore the operation of NMOS is

- Turn off when $V_{GS} > |V_{tpl}|$
- Operational mode when $V_{gs} \leq |V_{tpl}|$

Operates in saturation when $V_{out} < V_{gs} - |V_{tpl}|$




Fig 7: symbol generated for Transmission Gate to use as standard cell for next level implementation

Here the transmission gate is converted into a black box, so that it can be used repeatedly as per requirement. A black box is a system, whose inputs and outputs are clearly visible, but not the internal structure and working. By converting the transmission gate into a black box, it can be used for multiple applications without needing to understand the underlying

internal structure and working of the system. This makes it easier to use and more efficient in terms of cost and time. Furthermore, it simplifies the process of troubleshooting, as it is not necessary to understand the underlying system in order to fix any issues. This also makes it easier to upgrade and modify the system in the future.

In figure 10 The three signals are represented by the blue, green, and yellow lines. They are used to control the operation of the system. The x-axis is the time and the y-axis is the amplitude of each signal.

a. S2: Time period- 40ns Voltage range - 0 to 4V

b. SI: Time period- 20ns Voltage range - 0 to 4V

c. S0: Time period- 10ns Voltage range - 0 to 4V

This transient analysis helps to measure the accuracy of the system's response. The response is analysed based on its time domain parameters such as rise time, settling time, peak time and peak value. The results are then compared to the expected values to determine the system's performance.




Fig 8: transmission gates and inverters are used to build an 8:1 MUX




Fig 9 : Black Box for 8:1 MUX with eight data inputs and three control signals and one output port along with default pins Ground and VDD




Fig 10: Transient Response covering all the possible test samples of data inputs and control signals.

B. Power calculations

Power calculations are needed to determine the sample size needed for a study to have the desired statistical power. They are significant in determining study reliability. Power calculations can help ensure that the study can detect a real effect if one is present.

1. **Battery life:** Many portable devices that rely on batteries use VLSI circuits. High power usage can quickly deplete the battery, reducing device operating time. VLSI circuits are designed to be very efficient, but they can still consume a lot of power. This is especially true when the device is performing computationally demanding tasks. Over time, the power usage of these circuits can cause the battery to deplete; reducing the device's operating time.

2. **Energy efficiency:** As worries about energy use and the environment grow, so does the demand for energy-efficient technology. A system's overall energy consumption can be decreased by optimizing power consumption. This is a key factor in determining a device's energy efficiency. By producing devices with lower power consumption, energy waste can be minimized. This can reduce the amount of energy consumed and contribute to a more sustainable future. Manufacturers should design products to require the least amount of energy possible. Additionally, users should ensure that their devices are set up for optimal energy efficiency and are not using more energy than necessary. Finally, recycling and repurposing electronics can also reduce energy waste.
3. **Cost:** High power consumption may result in higher costs because the circuit may need more expensive cooling systems or power supplies to handle the heat additionally, higher power consumption could lead to reduced reliability of the circuit due to thermal stress. This may lead to additional maintenance costs in the long run.



Fig 11: power calculations (from tool)

The current is 249.8 e-3 and the voltage is VDD 5 volts, so using the equation $P=VI$ to calculate the power of an 8:1 MUX using TG, the average power is 1.249 watts.

IV. CONCLUSIONS

A 4:1 MUX and DEMUX is a digital circuit that selects one of four input signals and passes it to the output based on a control signal. It can be implemented using various logic gates like AND, OR, NAND, NOT, etc. The selection of input signals is based on the control signal value. Input signal selection is controlled by logic gate connections and input values. The 4:1 MUX is widely used in digital systems to switch between varieties of data inputs and multiplex them. It is also used to select one of several data paths within a digital system. The 4:1 MUX can be utilized for various applications, such as switching between multiple data sources or selecting between various data path

ACKNOWLEDGMENT

This work is being conducted at the research center of the Department of Electronics and Communications located at PES University, Bangalore South Campus. Its objective is to enhance the comprehension of basic electronics and communication, which will aid in the development of new

technologies and products for diverse applications.' The research center provides a range of resources and facilities for students to explore and innovate in electronics and communications

REFERENCES

- [1] A. Rajaram, P. Premalatha, R. Sowmiya, S. Saravanan and R. Vijaysai, "Design and analysis of high speed shift register using Single clock pulse method," 2013 International Conference on Computer Communication and Informatics, Coimbatore, India, 2013, pp. 1-4, doi: 10.1109/ICCCI.2013.6466252
- [2] B. Yang, Low-Power and Area-Efficient Shift Register Using Pulsed Latches, IEEE transactions on circuits and systems, 2015, 62(6), 1564-1571.
- [3] M. Pedram, Design technologies for low power VLSI, Encyclopedia of Computer Science and Technology, 1997, 36:73-96.
- [4] A. Jafari, M. Raji, B. Ghavami, Timing reliability improvement of master-slave flip-flops in the presence of aging effects, IEEE Transactions on Circuits and Systems, 2020, 67(12):4761-73.
- [5] S. Pattanaik and S. Samal, Design Alternatives For A 4-Bit Universal Shift Register Using Clock Pulse Sense Latch, IOSR Journal of Engineering, 2018, 65-74.
- [6] M.A. Bhuiyan, A. Mahmoudbeik, T.I. Badal, M.B. Reaz, L.F. Rahman, Low power D flip-flop serial in/parallel out based shift register, International Conference on Advances in Electrical, Electronic and Systems Engineering (ICAEEES) 2016 Nov 14 (pp. 180-184). IEEE.
- [7] N. Stoney and S. Anand, PTL-and clock-pulse circuit driven novel shift register architecture, 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), 2017, pp. 1072-1079
- [8] R. Rajalakshmi and P. Aruna Priya, "Design and analysis of a 4-bit low power universal Barrel-shifter in 16nm FinFET technology," 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies, Ramanathapuram, India, 2014, pp. 527-532, doi: 10.1109/ICACCCT.2014.7019141.
- [9] B. Padmavathi, B. T. Geetha and K. Bhuvaneshwari, "Low power design techniques and implementation strategies adopted in VLSI circuits," 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPSCI), Chennai, India, 2017, pp. 1764-1767, doi: 10.1109/ICPSCI.2017.8392017.
- [10] G. Munirathnam and Y. M. M. Babu, "Analysis of Static Power Reduction Strategies in Deep Submicron CMOS Device Technology for Digital Circuits," 2021 6th International Conference on Signal Processing, Computing and Control (ISPPC), Solan, India, 2021, pp. 278-282, doi: 10.1109/ISPPC53510.2021.9609444.
- [11] Chiranjeevi G N¹ and Dr Subhash Kulkarni², "Image processing using a reconfigurable platform: Pre- processing block hardware architecture", in International Journal of engineering of reconfigurable and embedded systems(IJRES) Vol. 10, No.3, November 2021, pp. 230-236, ISSN:2089-4864, DOI:10.11591/ijres.v10.i3.pp230-236
- [12] Chiranjeevi G N¹ and Dr Subhash Kulkarni, "Enhanced MAC Controller Design for 2D Convolution Image Processing on FPGA", in International journal of Engineering Trends and Technology (IJETT), Vol. 68, Issue 10, October 2021, pp. 1-4, ISSN:2231-5381, DOI: 10.14445/22315381/IJETT-V69I9P207
- [13] Chiranjeevi G N¹ and Dr Subhash Kulkarni, "Validation of FPGA-Based Image processing techniques using the efficient tool like Xilinx Device Generators", in International Journal of emerging trends in Engineering Research, Vol. 9. No. 3, April 2021, pp. 431-434, ISSN: 2347-3983, DOI: 10.30534/ijeter2021/16942021
- [14] D. Thulasiraman, C. G N, J. S. Gaggatur and K. S. Sankara Reddy, "A 18.6 fJ/bit/dB Power Efficient Active Inductor-based CTLE for 20 Gb/s High Speed Serial Link," 2019 IEEE International Conference on Electronics, Computing and Communication Technologies (CONECCT), Bangalore, India, 2019, pp. 1-6, doi: 10.1109/CONECCT47791.2019.9012917
- [15] Chiranjeevi G N¹ and Dr Subhash Kulkarni², "Fast Architecture for Low Level Vision and Image Enhancement for Reconfigurable Platform," 2021 International Conference on Advances in Electrical, Computing, Communication and Sustainable Technologies (ICAECT), 2021, pp. 1-4, DOI: 10.1109/ICAECT49130.2021.9392425. (Scopus indexed, ieeexplore)
- [16] Chiranjeevi G N and Dr Subhash Kulkarni, "Pipeline Architecture for N=K*2^L Bit Modular ALU: Case Study between Current Generation Computing and Vedic Computing," 2021 6th International Conference for Convergence in Technology (I2CT), 2021, pp. 1-4, DOI: 10.1109/I2CT51068.2021.9417917. (Scopus indexed, ieeexplore)
- [17] G. N. Chiranjeevi and S. Kulkarni, 'Reconfigurable Platform Pre-Processing MAC Unit Design: For Image Processing Core Architecture in Restoration Applications', Latest Advances and New Visions of Ontology in Information Science [Working Title]. IntechOpen, Feb. 08, 2023. doi: 10.5772/intechopen.108139.
- [18] Harris, S. L., & Harris, D. (2022). 5 - Digital Building Blocks. In S. L. Harris & D. Harris (Eds.), *Digital Design and Computer Architecture* (pp. 236–297). Morgan Kaufmann. <https://doi.org/https://doi.org/10.1016/B978-0-12-820064-3.00005-2>
- [19] M. Morris Mano and R. Kime, Logic and computer Design Fundamentals, Pearson Education, 2001.
- [20] N. H. E. Weste and D. Harris, CMOS VLSI Design:A Circuits and Systems Perspective, Addison-Wesley, pp. 226, 2005.
- [21] an.M. Rabaey, "Digital Integrated Circuits- A design perspective", Prentice Hall Electronics and VLSI series, pp. 231, 2002.
- [22] S.M. Kang and Y. Leblebici, CMOS Digital integrated Circuits- Analysis and Design, Singapore:McGraw Hill, pp. 350, 1999.
- [23] M B Rakesh, "Performance comparison of 8 bit & 32 bit logarithmic barrel shifter using Fredkin & SCRL gates", 2017 International Conference on Circuits, Controls, and Communications (CCUBE), pp.7-10, 2017
- [24] Abhijit Asati and Chanda Shekhar, "A purely Mux based high speed barrel shifter VLSI implementation using three different logic design styles", International Conference on Mechanical Engineering and Technology, vol. 125, pp. 639-646, 2012.
- [25] P. Meher and K. K. Mahapatra, "A technique to increase noise-tolerance in dynamic digital circuits", IEEE Asia Pacific Conference on Postgraduate Research in Microelectronics and Electronics (PrimeAsia), pp. 229-233, 2012.
- [26] P. A. Harsha Vardhini and M. Madhavi Latha, "Power analysis of high performance FPGA low voltage differential I/Os for SD ADC architecture", International Journal of Applied Engineering Research, vol. 10, no. 55, pp. 3287-3292, 2015.
- [27] P. Arunraj and S. Hiremath, "Design of Sequential Circuit Using Data Driven Clock Gating and Multibit Flip-Flop Integration," 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India, 2019, pp. 1195-1199, doi: 10.1109/ICECA.2019.8821940.
- [28] G. Singh, G. Singh and V. Sulochna, "High performance low power dual edge triggered static D flip-flop," 2013 Fourth International Conference on Computing, Communications and Networking Technologies (ICCCNT), Tiruchengode, India, 2013, pp. 1-5, doi: 10.1109/ICCCNT.2013.6726548.
- [29] Yu Chien-Cheng, "Design of Low-Power Double Edge-Triggered Flip-Flop Circuit," Industrial Electronics and Applications, 2007. ICIEA 2007. 2nd IEEE Conference on, vol., no., pp.2054,2057, 23-25 May 2007
- [30] Peiyi Zhao; McNeely, J.; Golconda, P.; Bayoumi, M.A.; Barcenas, R.A.; Weidong Kuang, "Low-Power Clock Branch Sharing Double-Edge Triggered Flip-Flop," Very Large Scale Integration (VLSI) Systems, IEEE Transactions on, vol.15, no.3, pp.338,345, March 2007.
- [31] Balan, S.; Daniel, S.K., "Dual-edge triggered sense-Amplifier flip-flop for Low Power systems," Green Technologies (ICGT), 2012 International Conference on, vol., no., pp.135,142, 18-20 Dec. 2012.
- [32] Y. Zhang, X. Hu, X. Feng, Y. Hu and X. Tang, "An Analysis of Power Dissipation Analysis and Power Dissipation optimization Methods in Digital Chip Layout Design," 2019 IEEE 19th International Conference on Communication Technology (ICCT), Xi'an, China, 2019, pp. 1468-1471, doi: 10.1109/ICCT46805.2019.8946994.

- [33] Modi Divy Bhavesh, Nair Anoopkumar Anilkumar, Manish I. Patel, Ruchi Gajjar, Dipesh Panchal, "Power Consumption Prediction of Digital Circuits using Machine Learning", 2022 2nd International Conference on Artificial Intelligence and Signal Processing (AISP), pp.1-6, 2022.