veriT+raSAT+Redlog: System Description for SMT-COMP 2017

Haniel Barbosa¹, Pascal Fontaine¹, Maximilian Jaroschek⁵, Marek Kosta⁴, Mizuhito Ogawa², Thomas Sturm^{1,3}, Vu Xuan Tung^{2*}

- University of Lorraine, CNRS, Inria, and LORIA, Nancy, France {haniel.barbosa,pascal.fontaine,thomas.sturm}@loria.fr
 Japan Advanced Institute of Science and Technology
 - pan Advanced Institute of Science and Technology {mizuhito,tungvx}@jaist.ac.jp
- ³ MPI Informatics and Saarland University, Saarbrücken, Germany sturm@mpi-inf.mpg.de
 - Slovak Academy of Sciences, Bratislava, Slovak Republic; marek.kosta@savba.sk
 - ⁵ Technische Universität Wien, Vienna, Austria mjarosch@forsyte.at

URL: http://www.verit-solver.org — Seed: 19061999

veriT+raSAT+Redlog is an SMT solver based on the SMT solver veriT [2] with a combination the following two solvers for solving nonlinear arithmetic.

- 1. raSAT loop [6, 5] which is an extension of Interval Constraint Propagation [1] with testing and the application of the Intermediate Value Theorem (IVT).
- 2. Redlog [3] is a key component of the open-source computer algebra system Reduce. It supplements Reduce's comprehensive collection of methods from symbolic computation with 100+ functions operating on formulas in interpreted first-order logic. Formulas co-exist and share data structures with conventional objects of symbolic computation within one homogeneous system. Within a rich infrastructure of methods on first-order formulas, Redlog has a strong focus on quantifier elimination and decision procedures for various algebraic theories.

The combination is similar to the idea from [4] where when each box of ICP becomes smaller than a threshold ϵ , a complete framework (CAD) is called to solve the remaining unknown constraints over such a small box. The main difference here is that when all boxes of raSAT loop become smaller than ϵ , Redlog is utilized to solve the unknown constraints with the box contracted from $[-\infty,\infty]^n$ where n is the number of variables. As a result, for a conjunction of polynomial constraints, Redlog is called only once from raSAT loop. While Redlog complements raSAT loop in the completeness, the small box of raSAT loop assists Redlog to prune its searching space. At this moment, ϵ is set to $\frac{0.125}{8}$ by default, which is experimentally selected based on the performances of different values of ϵ .

 $\mathsf{veriT} + \mathsf{raSAT} + \mathsf{Redlog}$ participates in the following divisions: QF_NRA and QF_UFNRA.

^{*} The author order is strictly alphabetic.

Acknowledgements The development of veriT and the development of the SMT features of Redlog are funded by the projects ANR-13-IS02-0001-01 & DFG STU 483/2-1 SMArT and H2020-FETOPEN-2016-2017-CSA SC² (712689). The work has also been partially supported by JSPS KAKENHI Grant-in-Aid for Scientific Research(B) (15H02684), JSPS Core-to-Core Program (A. Advanced Research Networks), and the JAIST Off-Campus Research Grant.

References

- F. Benhamou and L. Granvilliers. Continuous and interval constraints. In P. v. B.
 F. Rossi and T. Walsh, editors, *Handbook of Constraint Programming*, pages 571–604. Elsevier, 2006.
- [2] T. Bouton, D. Caminha B. De Oliveira, D. Déharbe, and P. Fontaine. veriT: An open, trustable and efficient SMT-Solver. In *Proceedings of the 22nd International Conference on Automated Deduction*, CADE-22, pages 151–156, Berlin, 2009. Springer.
- [3] A. Dolzmann and T. Sturm. Redlog: Computer algebra meets computer logic. *ACM SIGSAM Bulletin*, 31(2):2–9, 1997.
- [4] C. Florian, L. Ulrich, J. Sebastian, and Á. Erika. SMT-RAT: An SMT-Compliant Nonlinear Real Arithmetic Toolbox, pages 442–448. Springer Berlin Heidelberg, Berlin, Heidelberg, 2012.
- [5] T. V. Khanh and M. Ogawa. Third workshop on tools for automatic program analysis (tapas' 2012) smt for polynomial constraints on real numbers. *Electronic Notes in Theoretical Computer Science*, 289:27 40, 2012.
- [6] V. X. Tung, T. Van Khanh, and M. Ogawa. raSAT: An SMT Solver for Polynomial Constraints, pages 228–237. Springer International Publishing, Cham, 2016.