



BRAC UNIVERSITY

CSE 350: Digital Electronics and Pulse techniques

Exp-01: Implementing Diode Logic (DL) gates

Name: TASHFIJA SAAD	Section: 6
ID: 21301390	Group: 2

Objectives

1. Construct Diode Logic (DL) gates.
2. Understanding the circuit operations.

Equipment and component list

Equipment

1. Digital Multimeter
2. DC power supply

Component

- NPN Transistor (C828) - x1 piece
- Diode 1N4003 - x2 pieces
- Resistors -
 - ◆ 450 Ω - x2 pieces
 - ◆ 15 K Ω - x1 piece
 - ◆ 2.2 K Ω - x1 piece
 - ◆ 100 K Ω - x1 piece




Fig 1: OR gate




Fig 2: AND gate

Task-01: OR gate

THEORY

In digital logic, a 2-input OR gate outputs a logical HIGH if at least one of the inputs is HIGH. Otherwise, the output of the OR gate is logical LOW.

In this task, we will implement a Diode Logic (DL) OR gate. In Fig. 1, we can see two input nodes (A and B) and one output node (Y) of the OR gate. We will consider 5V as logical HIGH input and 0V as logical LOW input in our experiment. Now, if any of the inputs are set to 5V, the corresponding diode is turned on. As a result, a current flows through that diode. This current ultimately flows through R towards the ground, thus creating a voltage drop across the R resistor. As R_1 and R_2 resistors are very small compared to R , the voltage drop across R will be close to 5V. In this case, we will consider the obtained output voltage at node Y to be logically HIGH. Next, if all the inputs are set to 0V, no current flows through the diodes and resistor R . As a result, the voltage drop across R will be zero. So, the output voltage will be 0V, which we will consider to be logically LOW.

Task-02: AND gate

THEORY

In digital logic, a 2-input AND gate outputs a logical LOW if at least one of the inputs is LOW. Otherwise, the output of the AND gate is logical HIGH.

Similar to the previous task, we will implement a Diode Logic (DL) AND gate. If any of the inputs are set to 0V, the corresponding diode is turned on. As a result, a current flows through that diode from the V_R voltage source. This current flows through R and creates a voltage drop across the resistor. As R_1 and R_2 resistors are very small compared to R , the voltage drop across R will be close to 5V. As a result, the obtained output voltage at node Y will be close to 0V which we will consider as logically LOW. Next, if all the inputs are set to 5V, no current flows through the diodes and resistor R . Therefore, the voltage drop across R will be zero. So, the output voltage will be the same as V_R or 5V, which is logically HIGH.

Task-03: Inverter (NOT gate)

THEORY

In digital logic, an inverter or NOT gate is a logic gate which implements logical negation. It has a single input and a single output where the output is the exact opposite of the input. Meaning, if the input is Logical High, the output will be Logical Low and vice versa. The RTL implementation of an inverter circuit is shown in Figure 03.

Here the input is applied to the base of a Transistor or, BJT (Q_1) through the resistor R_1 and the output is available at the collector terminal (point Y). We connect the ground terminal to the emitter node directly and to the base node through the resistor R_2 . Hence, when the input V_i is LOW (0V), the 'Base' terminal




Fig 3: Inverter (NOT gate)

of the transistor cannot be at a voltage higher than zero. For Q_1 to be turned ON, the Base-Emitter voltage difference must be greater than 0.5V. Thus, the BJT cannot turn ON when the input is LOW and operates in cutoff mode. This means Q_1 acts like an open circuit and the current passing through the R_C resistor (I_C) is zero. As a result, there will be no voltage drop in the resistor R_C and the voltage of the output point (Y) will be same as $V_{CC} = 5V$ (High).

On the other hand, if a HIGH input (5V) is applied at the input terminal (V_i), Q_1 will be driven into saturation mode. In this mode, the Collector-Emitter voltage difference (V_{CE}) is nearly 0.2V. As the emitter is connected to the ground terminal, the emitter voltage (V_E) is zero. Hence, the collector voltage will be close to 0.2V(LOW). Thus, the output of the circuit is always the opposite of the input.

Procedure:

1. Connect the circuit as shown in Fig: 1, 2 & 3.
2. Observe the output for all possible input combinations and thus verify the type of gate.
3. Fill up the following tables for OR gate, AND gate and Inverter.

1001

2. 2 / 4

Data Tables

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
0	0	0.00	0.00	0.00	0.00	0.00
0	5	0.00	0.01	0.00	0.01	4.51
5	0	0.02	0.00	0.01	0.00	4.56
5	5	0.00	0.00	0.00	0.00	4.55

Table 1: Table for OR Gate

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
0	0	0.00	0.00	0.00	0.00	0.00
0	5	0.02	0.00	0.01	0.00	0.00
5	0	0.00	0.02	0.00	0.01	0.00
5	5	0.00	0.00	0.00	0.00	4.93

Table 2: Table for AND Gate

V_i (V)	V_{R1} (V)	V_{R2} (V)	V_{R_C} (V)	I_1 (mA)	I_2 (mA)	I_B (mA)	I_C (mA)	V_Y (V)
0	0	0	0	0	0	0	0	4.97
5	0.66	0.66	4.96	0.046	0.0066	0.0394	2.28	0.05

Table 3: Table for RTL inverter

Report

Please answer the following questions briefly in the given space.

1. Verify that the transistor will be operating in the saturation and cutoff region in two cases for the inverter circuit (Use experimental data for verification).

Ans.

For $V_i=0$, Assume: Cutoff

$$\therefore I_B = I_C = I_E = 0, V_{BE} < 0.7V$$

$$V_y = V_C = 4.97V$$

$$I_1 = \frac{V_i - V_B}{R_1}$$

$$\Rightarrow V_B = V_i - I_1 R_1 \\ = 0 - (0V \times 15k) \\ = 0V$$

$$V_{BE} = 0.7V \quad \text{and} \quad V_{CE} = 0V$$

Verify:

$$V_{BE} < 0.7V$$

$$\Rightarrow V_B - V_E < 0.7V$$

$$\Rightarrow 0V < 0.7V$$

∴ Assumption is correct.

For $V_i = 5V$, Assume: Saturation

$$\therefore V_B = 0.8V, V_{CE} < 0.2V$$

$$V_O = V_i - I_1 R_1$$

$$= 5 - (0.044 \times 15k)$$

$$= 4.34V$$

$$V_C = V_y = 0.05V$$

Verify: $V_{CE} < 0.2V$

$$\Rightarrow V_C - V_E < 0.2V$$

$$\Rightarrow 0.05 - 0 < 0.2V$$

$$\Rightarrow 0.05V < 0.2V$$

∴ Assumption is correct.

2. For OR gate circuit, should I_{R_1} and I_{R_2} be equal theoretically when $V_A = V_B = 5V$? Did you obtain a similar result in your experiment? Explain briefly.

Ans.

When $V_A = V_B = 5V$, we obtained similar values for I_{R_1} & $I_{R_2} = 0mA$. Since $R_1 = R_2$ and they are both connected across $5V$ & $0.7V$, voltage drop across the resistors will be the same. So, current across them will also be the same.

3. (For both OR & AND gate circuits) Will the diodes D_1 and D_2 turn ON, if $V_A = V_B = 6V$ and $V_R = 5V$? Explain briefly.


Ans.

OR Gate

$$I_1 + I_2 + I_3 = 0$$

$$\Rightarrow \frac{V_y + 0.7 - 6}{450} + \frac{V_y + 0.7 - 6}{450} + \frac{V_y - 5}{100k} = 0$$

$$\Rightarrow V_y = 5.00V$$



$$V_y - V_p = 0.17V$$

$$\Rightarrow V_p = -5.17V$$

$$\therefore I_1 = \frac{-5.17 - 6}{450} = -0.026A > 0A \times$$

$$I_2 = \frac{-5.17 - 6}{450} = -0.026A > 0A \times$$

∴ Assumption is incorrect.

AND Gate

$$I_1 + I_2 + I_3 = 0$$

$$\Rightarrow \frac{V_y - 0.7 - 6}{450} + \frac{V_y - 0.7 - 6}{450} + \frac{V_y - 5}{100k} = 0$$

$$\Rightarrow V_y = 5.00V$$

$$V_y - V_p = 0.17$$

$$\Rightarrow V_p = 4.83V$$

$$I_1 = \frac{4.83 - 6}{450} = -0.026A > 0A \times$$

$$I_2 = \frac{4.83 - 6}{450} = -0.026A > 0A \times$$


Assumption is incorrect.

for both gates, D_1 & D_2 will NOT be ON.


4. What is the function of $V_R = 0V$ at the base of an inverter in figure 3?

Ans. V_R is the pull down resistor which sets same current flow through R_1 and R_2 and maintains V_D .

5. Assuming OR gate, Draw the output.



Ans.



Data Tables

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
0	0	0	0	0	0	0
0	5	0	0.02	0	0.04	4.51
5	0	0.02	0	0.04	0	4.55
5	5	0	0	0	0	4.55

Table 4: Table for OR Gate

$V_A(V)$	$V_B(V)$	$V_{R1}(V)$	$V_{R2}(V)$	$I_{R1}(mA)$	$I_{R2}(mA)$	$V_Y(V)$
0	0	0	0	0	0	0
0	5	0.02	0	0.04	0	0
5	0	0	0.02	0	0.04	0
5	5	0	0	0	0	4.93

Table 5: Table for AND Gate

V_i (V)	V_{R1} (V)	V_{R2} (V)	V_{R_C} (V)	I_1 (mA)	I_2 (mA)	I_B (mA)	I_C (mA)	V_Y (V)
0	0	0	0	0	0	0	0	4.97
5	0.66	0.66	4.06	0.044	0.0066	0.0374	2.025	0.05

Table 6: Table for RTL inverter

Abdela
Signature
 3/06/23