CSE360 Assignment

Name: ANIKA ISLAM

2607,00:02 1D:51101508


PROBLEM 1

(a) A this-state is a logic cincuit which has an output of 3 states; seno, open on high-impedence.

(High-2)

| enable O I | input × O I | output 2 0 | Enable +V Output |
|------------------|----------------------|------------------|------------------|
|------------------|----------------------|------------------|------------------|

When output = 2, this state is in High-2 state, which numbers the device influence on the next of the circuit. Only one device can access this state at a time.



31101308 - UNIKU IPIUW - 632

- OD is writing to D' C=0, l=1, e'=1, l'=0
- @D' is writing to D
 e=1, f=0, e'=0, f'=1
- $\mathfrak{G}e=f=O \longrightarrow D$ is thin stated D is disconnected from bus.
- (b) when mone than I device wants to access the data has at the same time for output, then bus conflict/ bus enrons occur.

Causes of bus ennon | conflict;

- (1) Caused by multiple device using the bus
- (2) Wait states are not maintained.
- (3) If an 1/0 device causes the bus pin to stuck at 1 on 0.
- (4) Caused by glitch.

I) USO type-c is most widely used becouse:

(2) Has high speed power delivery

(3) High speed data transfer

(4) 19 slim, compact and symmetroical in & size and snape.

Examples include all latest laptops, smantphores and tablets.

(d) The ompanisons between serial and panallel transmission are as follows:

Seroial

- communication line to transit data bit-by-bit in a sequence.
- 2) 13 310Wer
- 3) Efficient for long distance = data transfer

Panallel

- U) Uses multiple communication lines to transmit data, usually 8-bit) at a time.
- (2) 15 fasten
- (3) ABt efficient for long distance data transfer

Servicu

- (4) Provides high security during data transfer.
- occurs.
- (6) Data buffers are


Parallel

- (4) Provides no security during data transfer.
- B) Data 1033 Occurs.
- 16) No data buffers are required

| | 1 | , | |
|-----------|---|---|------------|
| [A) I - | 0 | | |
| 0 - | | | |
| 1 | | | |
| 0. | 0 | | |
| 0 | 0 | O | neceiven |
| 36 0971 . | 1 | 1 | 10CCGIVCIO |
| SEP ! | 1 | | |
| | 0 | | |
| ő | 0 | | |
| | | | |

PROBLEM 7


(a) The second protocol used is UART universal Asynchronous Receiver/Transmitter



- (1) 8 bit data from the data bus, is transferred into UARTI where the parallel data is convented into parallel.
- (2) start bit and stop bit are added to the
- (3) This packet is passed to the Rx pin of UART & from Tx pin of UART 1.

(4) Stant and stop bits and nemoved in UART 2.

in parallel and passed via data bus to device?



C) Companisons between 12C and UART are:

120

(1) Has sunchrobnous tnansmission.

(2) full duplex

(3) fasten

(4) No master slave

(B) can connect up to 27/10 devices

(b) 2 pins - Tr, Rx

LART

(1) Has askuchmonous

12) Half duplen

(3) slowen


(4) multiple masters and 3100000

(s) can connect up to a devices.

(6) 2 pins - SDA, SCL

PROBLEM 3

(a) Simplied system anchitecture of 37m32 4C



- (b) The niggistens that are required for the GPID openations in STM32 are:
 - (1) Configuration registers
 GPIOX MODER, GPIOX OTYPER, GPIOX OSPEEDR,
 GPIOX PUPDR

a compare there is not

- (2) Data registers
 GPIOX-IDR, GPIOX-ODR
- (3) Set/Roset novister
- (4) LOCKING register
- (B) Alternate function selection GPIDx AFRL

- (C) (i) Activate the poot C of STM37

 RCC -> AHBIENR 1= 1<<3
 - (ii) Pin 7 of point C will be used

 1/0 dimection mode = Output

 GPIOC -> moder | = 1 << 14

 110 output speed = high speed

 GPIOC -> OSPEED |= 3 << 14


 Output Tupe of point = open diagno
 - (iii) Pin 9 of point C will be used

 110 dinection mode = input

 GPIOC -> MODER |= OXX 18

GPIOC-> OTYPER 1= IXX7

GPIDC -> PUPDR 1= OXX18



O AND O.

(1) AND (11) OR (11)

Activated porots -> A, B, D