


San Francisco Bay University

EE461 Verilog-HDL Homework #3

1. Design a static logic gate f = (a + b)c in Verilog modeling by PMOS/NMOS devices based on the logic schematic as follows. And then write the testbench to verify the design to cover all input combinations and some x/z.



Module for static logic gate

Module for testbench

```
module testbench;
   reg a_r; // Register for input a
   reg b_r; // Register for input b
   reg c_r; // Register for input c
   wire f_w; // Wire for output f

   // Instantiate the design module
   static_logic_gate u (
        .a_i(a_r),
        .b_i(b_r),
        .c_i(c_r),
        .f_o(f_w)
);
```


```
Fall 2024
Anika Haque, 20283
           initial begin
                       $monitor("Time=%0d: a=%b, b=%b, c=%b, f=%b", $time, a r,
br, cr, f w);
                       // Test cases for all input combinations
                      a_r = 1'b0; b_r = 1'b0; c_r = 1'b0; #5; // Case 1
a_r = 1'b0; b_r = 1'b1; c_r = 1'b0; #5; // Case 2
a_r = 1'b1; b_r = 1'b0; c_r = 1'b1; #5; // Case 3
a_r = 1'b1; b_r = 1'b1; c_r = 1'b0; #5; // Case 4
a_r = 1'b1; b_r = 1'b1; c_r = 1'b1; #5; // Case 5
                       // Testing with undefined inputs
                      a_r = 1'bx; b_r = 1'b1; c_r = 1'b0; #5; // Case 6
a_r = 1'b0; b_r = 1'bz; c_r = 1'b1; #5; // Case 7
a_r = 1'bx; b_r = 1'bz; c_r = 1'bz; #5; // Case 8
                       $finish;
           end
endmodule
Screenshot when running the code
                                                                                                             1 // Code your design here
2 module static_logic_gate(a_i, b_i, c_i, f_o);
         // Code your testbench
// or browse Examples
                                                                                                                     input a_i, b_i, c_i; // Inputs a, b, c
output f_o; // Output f
wire or_out, and_out;
         module testbench:
              reg a_r; // Register for input a
reg b_r; // Register for input b
reg c_r; // Register for input c
                                                                                                                     // PMOS logic for OR gate: a + b
assign or_out = a_i | b_i;
              wire f_w; // Wire for output f
               // Instantiate the design module
                                                                                                                     // NMOS logic for AND gate: (a + b) · c assign and_out = or_out & c_i;
              static_logic_gate u (
.a_i(a_r).
.b_i(b_r).
                                                                                                           // NOT gate: Final output is inverted
assign f_o = ~and_out;
endmodule
             );
             initial begin $monitor("Time=%Od: a=%b, b=%b, c=%b, f=%b", $time, $$
        a_r, b_r, c_r, f_w);
                   // Test cases for all input combinations
a_r = 1'b0; b_r = 1'b0; c_r = 1'b0; #$; // Case 1
a_r = 1'b0; b_r = 1'b1; c_r = 1'b0; #$; // Case 2
a_r = 1'b1; b_r = 1'b0; c_r = 1'b1; #$; // Case 3
a_r = 1'b1; b_r = 1'b1; c_r = 1'b0; #$; // Case 4
a_r = 1'b1; b_r = 1'b1; c_r = 1'b1; #$; // Case 5
                    // Testing with undefined inputs
                   a_r = 1'bx; b_r = 1'b1; c_r = 1'b0; #5; // Case 6
a_r = 1'b0; b_r = 1'b2; c_r = 1'b1; #5; // Case 7
a_r = 1'bx; b_r = 1'bz; c_r = 1'bz; #5; // Case 8
             $finish;
end
     34 endmodulle
 Time=0: a=0, b=0, c=0, f=1
Time=5: a=0, b=1, c=0, f=1
Time=10: a=1, b=0, c=1, f=0
Time=15: a=1, b=1, c=0, f=1
Time=20: a=1, b=1, c=1, f=0
Time=25: a=x. b=1. c=0. f=1
Time=30: a=0, b=z, c=1, f=x
```

Time=35: a=x, b=z, c=z, f=x

testbench.sv:32: \$finish called at 40 (1s)

2. Design a 2-to-1 mux UDP, and write testbench to assign selection bit to 0, 1 and X/Z to verify you design.






```
Code for design module
```

```
primitive mux 2to1(out, a, b, sel);
    output out;
    input a, b, sel;
    table
       0 ? 0 : 0;
       1 ? 0 : 1;
       ? 0 1 : 0;
       ? 1 1 : 1;
       0 ? x : x;
       1 ? x : x;
    endtable
endprimitive
Testbench
module testbench;
   reg a, b, sel; // Inputs
   wire out; // Output
    // Instantiate UDP
   mux 2to1 uut (out, a, b, sel);
    initial begin
        $monitor("Time=%0d: a=%b, b=%b, sel=%b, out=%b", $time, a,
b, sel, out);
       // Test Cases
       a = 0; b = 1; sel = 0; #5; // Select a
       a = 1; b = 0; sel = 1; #5; // Select b
       a = 0; b = 1; sel = 1; #5; // Select b
       a = 1; b = 0; sel = 0; #5; // Select a
       a = 1; b = 1; sel = 1'bx; #5; // Undefined select
       a = 0; b = 0; sel = 1'bz; \#5; // Undefined select
       $finish;
    end
endmodule
```

3. Create top module to instantiate mux UDPs from the above primitive and system gates with delay time as below and simulate it by testbench with only several inputs values. What is the delay time of longest path from inputs to output in hand calculation if we don't consider the delay from the selection bit to output in two muxes? If *D* is either *I* or *0*, what is the possible delay time of longest path from the inputs to output?



Screenshot

```
module testbench;
reg A. B. C. D; // Inputs
wire out; // Output
                                                                                                                      module top_module(input A, B, C, D, output out);
wire or_out1, not_out1, mux1_out, or_out2, not_out2,
                                                                                                                               // First Layer Gates
assign or_out1 = A | B;
assign not_out1 = ~C;
               // Instantiate Top Module
top_module uut (.A(A), .B(B), .C(C), .D(D),
                                                                                                                                                                              // OR Gate 1 (Td = 5)
        .out(out));
                                                                                                                                                                              // NOT Gate 1 (Td = 3)
        initial begin $monitor("Time=%Od: A=%b, B=%b, C=%b, D=%b, out=%b", $time, A, B, C, D, out);
                                                                                                                              // First MUX
mux_2to1 mux1 (mux1_out, or_out1, not_out1, D); // Td = 8
                                                                                                                   // Second Layer Gates
assign or_out2 = mux1_out | mux1_out; // OR Gate 2 (Td = 5)
assign not_out2 = ~mux1_out; // NOT Gate 2 (Td = 3)
                     // Test Cases
A = 0; B = 0; C = 0; D = 0; f10;
A = 1; B = 0; C = 1; D = 1; f10;
A = 0; B = 1; C = 1; D = 0; f10;
A = 1; B = 1; C = 0; D = 1; f10;
Sfinish;
                                                                                                                                                                                         // NOT Gate 2 (Td =
                                                                                                                    14
15
16
3)
                                                                                                                              // Third Layer NOT Gate
assign not_out3 = ~D; // NOT Gate 3 for D inversion (Td =
    17 end
18 endmodule
                                                                                                                               // Second MUX
                                                                                                                               mux_2to1 mux2 (out, or_out2, not_out2, not_out3); // Td =
                                                                                                                   20 endmodule
21
                                                                                                                    // Include the UDP definition
primitive mux_2to1(out, a, b, sel);
output out;
input a, b, sel;
                                                                                                                               table
                                                                                                                                     0 ? 0 : 0;
1 ? 0 : 1;
? 0 1 : 0;
? 1 1 : 1;
                                                                                                                               endtable
                                                                                                                    36 endprimitive

≼Share

Time=0: A=0, B=0, C=0, D=0, out=1
Time=10: A=1, B=0, C=1, D=1, out=0
Time=20: A=0, B=1, C=1, D=0, out=0
Time=30: A=1, B=1, C=0, D=1, out=1
testbench.sv:16: $finish called at 40 (1s)
```

```
Module
```

```
module top module (input A, B, C, D, output out);
   wire or out1, not out1, mux1 out, or out2, not out2, not out3;
   // First Layer Gates
   // First MUX
   mux 2to1 mux1 (mux1 out, or out1, not out1, D); // Td = 8
   // Second Layer Gates
   assign or out2 = mux1 out | mux1 out; // OR Gate 2 (Td = 5)
   assign not out2 = \sim mux1 out;  // NOT Gate 2 (Td = 3)
   // Third Layer NOT Gate
   assign not out3 = ^{\rm D}; // NOT Gate 3 for D inversion (Td = 3)
   // Second MUX
   mux_2to1 mux2 (out, or out2, not out3); // Td = 8
endmodule
// Include the UDP definition
primitive mux 2to1(out, a, b, sel);
   output out;
   input a, b, sel;
   table
       0 ? 0 : 0;
       1 ? 0 : 1;
       ? 0 1 : 0;
       ? 1 1 : 1;
       0 ? x : x;
       1 ? x : x;
   endtable
endprimitive
Testbench
module testbench;
   reg A, B, C, D; // Inputs
   wire out; // Output
   // Instantiate Top Module
   top module uut (.A(A), .B(B), .C(C), .D(D), .out(out));
   initial begin
       $monitor("Time=%0d: A=%b, B=%b, C=%b, D=%b, out=%b",
$time, A, B, C, D, out);
       // Test Cases
       A = 0; B = 0; C = 0; D = 0; #10;
       A = 1; B = 0; C = 1; D = 1; \#10;
```

```
Anika Haque, 20283
```

Fall 2024

```
A = 0; B = 1; C = 1; D = 0; #10;
A = 1; B = 1; C = 0; D = 1; #10;
$finish;
end
endmodule
```

Longest Path Delay from Inputs to Output (Excluding Selection Delay in MUXes)

Path with the Highest Delay:

- Longest path: A/B \rightarrow OR1 \rightarrow MUX1 \rightarrow OR2 \rightarrow MUX2 \rightarrow OUT
- Delay contributions:
 - OR1: Td=5○ MUX1: Td=8
 - o OR2: Td=5
 - o MUX2: Td=8
- Total Delay:

Ttotal=5+8+5+8=26 time units

<u>Longest Path Delay Considering D=1or D=0</u>

- The select signal D (or its inversion \sim D) is not included in the delay calculation
- The delay remains the same: Ttotal=26 time units, regardless of whether D=1 or D=0

```
4. Fix the bugs in the following example primitive, and explain why.
   #include "basicPrimitive.v"
   primitive example(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r);
       output[1:0]
       input
                     b, d, e, f, g, h, i, j, k, l, m, n, o, p, q;
       inout
       reg[1:0]
                     a, r;
       table
      //a: c: r:
                     bd efghijklmnopq
      00: 1: 01:
                     0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
       1: 1: 11:
                     0 1 0 1 0 1 0 1 0 1 0 1 0 1 ?
                     0 1 0 1 0 1 0 1 0 1 0 1 0 1 0
      00: 0: 01:
        ... ...
       endtable
       basicPrimitive u0(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r);
   endprimitive
```

Corrected code

//The #include "basicPrimitive.v" directive is removed from the solution because Verilog does not //natively support #include directives, unlike C/C++. If basicPrimitive.v contains required //primitives or modules, the primitive definition should be defined directly in the file.

// **Removed** the c signal as inout since primitives do not support bidirectional signals, they only accept input and output.

```
table
//Table Formatting
//Properly aligned inputs and outputs for clarity
//Removed misplaced colons (:) and separated inputs and outputs with a single colon (:)
// a r b d
                е
                      g
                         h
                             i
                                j
                                    k
                                       1
                                                       q:ar
                                          m
                                             n
                                                 0
                                                    р
                   1
                          1
                             0
                                          0
   00 01 0
            1 0
                      0
                                1
                                    0
                                       1
                                             1
                                                 0
                                                    1
                                                       0:0001;
   01 11 0 1 0 1
                      0
                         1
                             0
                                1
                                    0 1
                                          0 1
                                                 0 1
                                                      ? : 01 11;
   00 01 0 1 0 1
                      0
                         1
                             0
                                1
                                    0 1
                                          0 1
                                                 0
                                                    1 0:00 01;
    endtable
```


//Table Logic now reflects a valid mapping of inputs to outputs

//Each row defines Input combinations for b,d,e,...,q and corresponding outputs a,r

//Removed incorrect basicPrimitive u0(...) line since primitives are not instantiated like modules, //they are directly invoked within a design

```
endprimitive
```

5. Generate UDP of D-Flip Flop with reset, and then build 3-bits counter in top module by instantiating UDP of DFF and NOT/NAND/XOR gates in terms of following schematic. After that, write testbench to observe output results.



<u>Module</u>

```
module DFFRCN(output reg q, input d, clk, rst);
   always @(posedge clk or negedge rst) begin
       if (!rst)
           q <= 0; // Reset the flip-flop</pre>
       else
           q <= d; // Update q with d on the rising clock edge
   end
endmodule
module counter 3bit(input clk, rst, output [2:0] out);
   wire q0, q1, q2; // Outputs of the flip-flops
   wire nand_out, xor1_out, xor2_out; // Intermediate signals
                     // Inverted reset signal
   wire not out;
   // NOT Gate for reset
   assign not_out = ~rst;
   // Flip-flops
   DFFRCN dff0(q0, xor1_out, clk, not_out);
   DFFRCN dff1(q1, xor2 out, clk, not out);
   DFFRCN dff2(q2, nand out, clk, not out);
   // Logic gates
   assign nand_out = \sim(q1 & q2); // NAND gate
   // Outputs
   assign out = \{q2, q1, q0\}; // Combine the flip-flop outputs
endmodule
```

<u>Testbench</u>

```
module testbench;
    reg clk, rst; // Clock and reset inputs wire [2:0] out; // 3-bit output of the counter
    // Instantiate the counter module
    counter 3bit uut (
        .clk(clk),
        .rst(rst),
        .out(out)
    );
    // Clock generation
    always #5 clk = ~clk; // Toggle clock every 5 time units
    initial begin
        // Monitor the output
        $monitor("Time=%0d | clk=%b | rst=%b | out=%b", $time,
clk, rst, out);
        // Initialize inputs
        clk = 0; rst = 1;
        // Test sequence
        #10 rst = 0; // Release reset
        #50 rst = 1; // Assert reset
        #10 rst = 0; // Release reset again
        #100 $finish; // End simulation
    end
endmodule
```

Screenshot

```
design.sv 🕂
       module testbench;
2 reg clk, rst; // Clock and reset inputs
3 wire [2:0] out; // 3-bit output of the counter
                                                                                                                                         module DFFRCN(output reg q, input d, clk, rst);
always @(posedge clk or negedge rst) begin
if (irst)
q <= 0; // Reset the flip-flop
                 // Instantiate the counter module
counter_3bit uut (
    .clk(clk),
    .rst(rst),
    .out(out)
};
                                                                                                                                                      q \leftarrow 0; // Negative definition of the rising clock edge q \leftarrow d; // Update q with d on the rising clock edge
     module counter_sbit(input clk, rst, output [2:0] out);
wire q0, q1, q2; // Outputs of the flip-flops
wire nand_out, xori_out, xor2_out; // Invermediate signals
wire not_out; // Inverted reset signal
   initial begin
// Monitor the output
Smonitor("Time=Nod | clk=No | rst=No | out=No",
Stime, clk, rst, out);

// Initialize inputs
clk = 0: ""
                                                                                                                                                // NOT Gate for reset
assign not_out = ~rst;
                                                                                                                                                DFFRCN dff0(q0, xor1_out, clk, not_out);
DFFRCN dff1(q1, xor2_out, clk, not_out);
DFFRCN dff2(q2, nand_out, clk, not_out);
  nch.sv && unbuffer vvp a.out
 Time=0 | clk=0 | rst=1 | out=000
 Time=5 | clk=1 | rst=1 | out=000
Time=10 | c1k=0 | rst=1 | out=000
Time=15 | c1k=1 | rst=0 | out=100
Time=20 | c1k=0 | rst=0 | out=100
Time=25 | c1k=1 | rst=0 | out=110
 Time=30 | c1k=0 | rst=0 | out=110
Time=35 | clk=1 | rst=0 | out=001
Time=40 | clk=0 | rst=0 | out=001
Time=85 | clk=1 | rst=0 | out=101
Time=80 | clk=0 | rst=0 | out=101
Time=55 | clk=1 | rst=0 | out=111
Time=60 | clk=0 | rst=1 | out=000
Time=65 | clk=1 | rst=1 | out=000
Time=70 | clk=0 | rst=0 | out=000
Time=75 | clk=1 | rst=0 | out=100
Time=80 | clk=0 | rst=0 | out=100
Time=85 | clk=1 | rst=0 | out=110
Time=90 | clk=0 | rst=0 | out=110
Time=95 | clk=1 | rst=0 | out=001
Time=100 | clk=0 | rst=0 | out=001
 Time=105 | clk=1 | rst=0 | out=101
Time=110 | clk=0 | rst=0 | out=101
Time=115 | clk=1 | rst=0 | out=111
Time=120 | clk=0 | rst=0 | out=111
Time=125 | clk=1 | rst=0 | out=000
Time=130 | clk=0 | rst=0 | out=000
Time=135 | clk=1 | rst=0 | out=100
Time=140 | clk=0 | rst=0 | out=100
Time=145 | clk=1 | rst=0 | out=110
Time=150 | clk=0 | rst=0 | out=110
Time=155 | clk=1 | rst=0 | out=001
Time=160 | clk=0 | rst=0 | out=001
Time=165 | clk=1 | rst=0 | out=101
 testbench.sv:26: $finish called at 170 (1s)
 Time=170 | clk=0 | rst=0 | out=101
```