



San Francisco Bay University

EE461 Verilog-HDL Homework #1

1. Write the program to verify whether white space "Carriage Return" and "Formfeed" in "helloWorld.v" work or not, and show the result.




Testing Formfeed



From the 2 screenshots we can see that Verilog does not process Whitespace and treats both Carriage Return and Formfeed as part of the actual string displayed.


2. If a variable name is defined using a keyword, write a code snippet to look at what will happen and show error/warning information.

Code snippet used to test whether a keyword (like `wire`) can be used as a variable name.




From the screenshot above we can see that using a keyword as a variable name does not work and gives a syntax error in Verilog.

3. When a module name is &\$\$abc_123, how to make it pass compilation by writing a program to verify?



&\$\$abc_123 gives syntax error.



As the above screenshot shows, Verilog allows special characters in identifiers when escaped with a backslash (`\`), followed by a space at the end of the name of the module.

4. Define a variable type "tri", and make two devices in the same value (e.g. 1, 1) and different value(e.g. z, x) to drive it, what do you get and show running results? Take an example on the handout as reference.

A tri wire allows only one active driver at a time. If 2 or more drivers attempt to drive conflicting values onto the same tri wire, the value of the wire becomes unknown (x) because Verilog cannot resolve the conflict. This is shown in screenshot below

```
design.sv
\oplus
                    tri [7:0] bus;
                                                      // Declare a tri-state 8-bit bus
                    reg [7:0] Aout, Bout, Cout; // Drivers for the bus
reg EnableA, EnableB, EnableC; // Enable signals for drivers
                    // Assign drivers to the bus using enable signals
                    assign bus = EnableA ? Aout : 8'hzz; // A drives bus if EnableA is 1 assign bus = EnableB ? Bout : 8'hzz; // B drives bus if EnableB is 1
                    assign bus = EnableC ? Cout : 8 hzz; // C drives bus if EnableC is 1
                    initial begin
           11
                          // Scenario: EnableA = 1, EnableB = 1, EnableC = 0
                         EnableA = 1; Aout = 8'hFF; // A drives 'FF'
EnableB = 1; Bout = 8'hOO; // B drives 'OO'
EnableC = 0; Cout = 8'hZZ; // C is inactive (Hi-Z)
           13
           14
           15
           16
           17
                          #10 $display("At time %Ot: bus = %h", $time, bus);
           18
                         #10 $finish:
           19
                    end
           20 endmodule
   ⊕ Log
                Share
                                                            '-g2012' design.sv testbench.sv && unbuffer vvp a.out
 At time 10: bus = xx
 design.sv:18: $finish called at 20 (1s)
```

5. Retype "wor/trior" and "wand/triand" test programs on the handout and assign all 16-combination values to them. Compare the results with the values in truth table. And show results.

Wor/trior

```
module TestTrior;
trior bus;
reg Aout, Bout;
reg EnableA, EnableB; // Enable signals for drivers
                                    // Declare a wire with OR behavior (trior)
            // Drive 'bus' based on enable signals
assign bus = EnableA ? Aout : 8'hz; // Aout drives bus when EnableA = 1
assign bus = EnableB ? Bout : 8'hz; // Bout drives bus when EnableB = 1
            initial begin
     10
                 11
12
     13
14
            #2 $finish;
end
     15
     16
     17 endmodule
     18
 Share
[2024-12-17 03:54:54 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
time=1, bus=1
design.sv:15: $finish called at 4 (1s)
```

Wand

```
design.sv
              \oplus
        nodule testWand();
                 wand X;
                                       // Declare a wire AND (wand)
                 reg A. B;
                                       // Two drivers
                assign X = A; // A drives the wire assign X = B; // B drives the wire
                 initial begin
                       %monitor("%g X = %b A = %b B = %b", $time, X, A, B);

#1 A = 0;  // Time 1: A = 0, B = undefined

#1 B = 0;  // Time 2: A = 0, B = 0

#1 A = 1;  // Time 3: A = 1, B = 0
       10
       12
                       #1 A = 1; // Time 5: A = 1, B = 0

#1 B = 1; // Time 5: A = 0, B = 1

#1 A = 1; // Time 6: A = 1, B = 1

#1 A = 0; // Time 7: A = 0, B = 1

#1 $finish; // End simulation at time 8
       14
       15
       16
       17
                end
       18
      19 endmodule

Share

 ⊕Log
[2024-12-17 03:59:09 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
0 X = x A = x B = x
1 X = 0 A = 0 B = X
2 X = 0 A = 0 B = 0
3 X = 0 A = 1 B = 0
4 X = 0 A = 0 B = 0
5 X = 0 A = 0 B = 1
6 X = 1 A = 1 B = 1
7 X = 0 A = 0 B = 1
design.sv:17: $finish called at 8 (1s)
```

6. Generate variable type "tri0/tri1", and assign 4 different values (0, 1, X, Z) to observe what you are going to get.

```
design.sv 📳
      1 module testTriOTri1;
           tri0 wire0;
                           // tri0: defaults to 0 if no driver
           tri1 wire1;
                           // tri1: defaults to 1 if no driver
           reg driverA, driverB; // Two drivers for the wires
           assign wire0 = driverA; // Driver A for wire0
assign wire1 = driverB; // Driver B for wire1
           initial begin
     10
                $monitor("Time=%0t | driverA=%b, wire0=%b | driverB=%b, wire1=%b",
$time, driverA, wire0, driverB, wire1);
    11
12
     13
                // Assign 4 different values: 0, 1, X, Z
    14
               15
    16
    17
    18
    19
                #5 $finish; // End simulation
    20
    22 endmodule
 ⊕ Log
           Share
[2024-12-17 04:02:50 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time=0 | driverA=0, wire0=0 | driverB=0, wire1=0
Time=5 | driverA=1, wire0=1 | driverB=1, wire1=1
Time=10 | driverA=x, wire0=x | driverB=x, wire1=x
Time=15 | driverA=z, wire0=0 | driverB=z, wire1=1
design.sv:20: $finish called at 25 (1s)
```

7. Retype "testTrireg" module example code on the "WK#2" handout and provide the results.

```
nodule testWireRetain();
            reg [1:0] flag; // Control flag
reg [7:0] last_data; // Register to "retain" previous value
wire [7:0] data; // Output wire to simulate trireg behavior
            // Procedurally assign the data
            assign data = (flag == 1) ? 10 :
(flag == 3) ? 30 :
                             (flag == 2) ? 255 : last_data;
     10
     11
12
            initial begin
                 $monitor("Time=%0t, flag=%d, data=%d", $time, flag, data);
     13
     14
                 last_data = 8'bz; // Initialize last_data
                 flag = 1; #200; // flag = 1 + data = 10
last_data = data;
     15
     16
     17
     18
                 flag = 0; #200;
                                     // flag = 0 + data retains last value
                 last_data = data;
     19
     20
     21
                 flag = 3; #200;
                                     // flag = 3 + data = 30
     22
                 last_data = data;
     23
     24
                 flag = 0; #200;
                                     // flag = 0 + data retains last value
     25
                 last_data = data;
     26
                 flag = 2; #200;
last_data = data;
     27
                                     // flag = 2 → data = 255
     28
     29
     30
                 flag = 0; #10;
                                      // flag = 0 + data retains last value
     31
                 $finish;
            end
     33 endmodule
            Share
 [2024-12-17 04:11:55 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time=0, flag=1, data= 10
Time=200, flag=0, data= 10
Time=400, flag=3, data= 30
Time=600, flag=0, data= 30
Time=800, flag=2, data=255
Time=1000, flag=0, data=255
design.sv:31: $finish called at 1010 (1s)
```

8. Retype "testInteger" module example code on the "WK#2" handout and give the results.

```
module testInteger;
              wire pwrGood, pwrOn, pwrStable; // Wire declarations for signals
              // Explicit declarations
                                  // 32-bit signed integer
// 64-bit unsigned, behaves like a 64-bit reg
              integer i;
              real r;
                                    // Real data type for floating-point numbers
              // Assign statements for wire signals
assign pwrStable = 1'b1; // Constant 1 assigned to pwrStable
assign pwrOn = 1; // Equivalent to 1'b1
     10
      11
12
              assign pwrGood = pwrOn & pwrStable; // Logical AND operation
                  // Assign values to integer, time, and real types i = 123; // Integer value (ferrotice)
              initial begin
     14
     15
16
                                        // Integer, come, and real types
// Integer value (fractional part ignored)
                   r = 123456e3;
                                            // Real value: Scientific notation (123456 * 10/3)
      18
                   t = 123456e3;
                                           // Time value, rounded to the nearest integer (time is in simulation ticks)
     19
                   // Display values of i, t, and r
$display("i=%0d, t=%0d, r=%f", i, t, r);
     20
21
     22
                   // Display additional signal values and simulation time
#2 $display("TIME=%0d, ON=%b, STABLE=%b, GOOD=%b", $time, pwrOn, pwrStable, pwrGood);
     23
     24
     25
                   $finish; // End the simulation
     26
     28 endmodule

    Log

             Share
[2024-12-17 04:15:27 UTC] iverilog
i=123, t=123456000, r=123456000.000000
TIME=2, ON=1, STABLE=1, GOOD=1
design.sv:26: $finish called at 2 (1s)
```

9. Create a "time" variable type and assign it values from \$stime and \$realtime, what will you get?

```
module testTime;
            time t_var;
                                // Declare a 'time' variable
            real r_var;
                                // Declare a 'real' variable for $realtime
            initial begin
                $monitor("Time = %0t, t_var = %0d, r_var = %0f", $time, t_var, r_var);
                #O t_var = $stime; // Assign the simulation time using $stime
                #5 r_var = $realtime; // Assign the simulation time using $realtime
#10 t_var = $stime; // Update t_var with $stime
    10
                #15 r_var = $realtime; // Update r_var with $realtime
    12
                #20 $finish; // End simulation
            end
    15 endmodule
    16
 Share
[2024-12-17 04:18:24 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time = 0, t_{var} = 0, r_{var} = 0.000000
Time = 5, t_var = 0, r_var = 5.000000
Time = 15, t_var = 15, r_var = 5.000000
Time = 30, t_var = 15, r_var = 30.000000
design.sv:13: $finish called at 50 (1s)
Done
```

10. Define a time scale like `timescale 10ns/100ps, if a delay is #2.71828, calculate the real delay and compare what the difference between \$display result in \$time and your calculation is

```
1 'timescale 10ns/100ps
      module testTimescale;
real real_delay; // Declare a real variable for calculated delay
              integer time_units; // Integer value for equivalent time units
              initial begin
                  $display("Time at Start = %Ot", $time);
      8
      9
10
                  // Calculate delay in integer time units (rounded)
real_delay = 2.71828 * 10; // 10ns per time unit
time_units = real_delay + 0.5; // Round to the nearest integer
     11
12
     13
14
                  #time_units; // Apply the rounded delay
                  $display("Time after Delay = %Ot", $time);
     15
16
                   // Display calculated real delay for comparison
$display("Calculated Real Delay = %0.4f ns", real_delay);
     17
18
                   $display("Rounded Delay Applied = %Od time units", time_units);
      19
     20
     21
22
                  $finish;
     23 endmodule
     24

Share

[2024-12-17 04:23:28 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time at Start = 0
Time after Delay = 2800
Calculated Real Delay = 27.1828 ns
Rounded Delay Applied = 28 time units
design.sv:21: $finish called at 2800 (100ps)
Done
```

11. Retype "signedNumber" module, and observe the running results on the "WK#2" handout.

```
DEC 18, 2024
      1 module signedNumber;
            reg [31:0] a; // 32-bit register to hold hexadecimal values
            initial begin
                 a = 14'h1234; // Assign a 14-bit value
$display("Current Value of a = %h", a);
                 a = 14'h1234; // Reassign the same value
                 $display("Current Value of a = %h", a);
                a = 32'hDEAD_BEEF; // Assign a 32-bit value
$display("Current Value of a = %h", a);
                 a = 32'hDEAD_BEEF; // Reassign the same value
                 $display("Current Value of a = %h", a);
     15
     18
                 #10 $finish; // End simulation
     17
            end
     18
     19 endmodule
     20

⊕ Log

            Share
[2024-12-17 04:27:53 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Current Value of a = 00001234
Current Value of a = 00001234
Current Value of a = deadbeef
Current Value of a = deadbeef
design.sv:17: $finish called at 10 (1s)
```

12. Take "helloWorld.v" as an example, write program to print double quote, percent character and @ character in ASCII code number.

```
1 module helloworld;
                  initial begin
                        // Print characters and their ASCII values
                        $\forall \text{Yardes} \text{Yardes} \text{Sdisplay("Printing Characters and their ASCII Code Numbers:"); $\forall \text{sdisplay("Double Quote: \"\%\" ASCII Code: \%0d", 34, 34); $\forall \text{sdisplay("Percent Character: \"\%\" ASCII Code: \%0d", 64, 64); $\forall \text{sdisplay("At Symbol: \"\%\\" ASCII Code: \%0d", 64, 64);}
                        // Alternative representation using character literals
                       $display("Using Character Literals:");
$display("Double Quote: \"\\"\" ASCII Code: %0d". 34);
$display("Percent Character: \"%%\" ASCII Code: %0d". 37);
$display("At Symbol: \"@\" ASCII Code: %0d". 64);
       11
12
                        #10 $finish; // End simulation
       19 endmodule
 ⊕Log
                Share
[2024-12-17 04:32:20 UTC] iverilog
                                                                      -g2012' design.sv testbench.sv && unbuffer vvp a.out
Printing Characters and their ASCII Code Numbers:
Double Quote: """ ASCII Code: 34
Percent Character: "%" ASCII Code: 37
At Symbol: "@" ASCII Code: 64
Using Character Literals:
Double Quote: "\"" ASCII Code: 34
Percent Character: "%" ASCII Code: 37
At Symbol: "@" ASCII Code: 64
design.sv:16: $finish called at 10 (1s)
 Done
```

13. Write a program to display values of different variables that could cover format like %b, %c, %d, %0d, %e, %f, %6.2f, %g, %h, %o, %s and %t, %00t.

```
module formatExample;
// Variable declarations
reg [7:0] binary_val; // 8-bit binary value
reg [7:0] char_val; // Character value (ASCII)
integer dec_val; // Decimal integer
real exp_val; // Real number for scientific notation
// Floating-point number
                       real exp_wal; // Real number for sc
real float_val; // Real number for sc
real float_val; // floating-point number for sc
reg [15:0] hex_val; // 16-bit hexadecimal
reg [7:0] oct_val; // 8-bit octal value
reg [7:0] str_val [0:5]; // String array
                                                                     // Floating-point number
// 16-bit hexadecimal value
                       time sim_time;
                                                                        // Simulation time variable
         13
                       initial begin
// Initialize values
                               23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
                               sim_time = 1234;
                                                                                         // Simulation time
                                // Display values using different formats
                               // Display values using different formats
$display("=== Demonstration of Different Format Specifiers ===");
$display("Binary Value (%%b): %b". binary_val);
$display("Character Value (%%b): %c". char_val);
$display("Decimal Value (%%d): %d". dec_val);
$display("Decimal Value (%%d): %d". dec_val);
$display("Exponential Notation (%%e): %e". exp_val);
$display("Floating Point Value (%%f): %f". float_val);
$display("Formatted Float (%%6.2f): %6.2f". float_val);
$display("General Notation (%%g): %g", float_val);
$display("General Notation (%%g): %g", float_val);
$display("General Notation (%%g): %b", hex_val);
$display("Mexadecimal Value (%%f): %h", hex_val);
$display("String (%%s): %b% %%%s%s%s%sb", str_val[0], str_val[1], str_val[2], str_val[3], str_val[4], str_val[5]);
$display("String (%%s): %b% %% %%s%s%s%sb", str_val[0], str_val[1], str_val[2], str_val[4], str_val[5]);
$display("Zero-Padded Time (%%OOT): %OOT", sim_time);
          39
40
          41
42
          43
44
                       #10 $finish; // End simulation end
          48 endmodule
  [2024-12-17 04:34:46 UTC] iverilog '-Wall'
                                                                                              '-g2012' design.sv testbench.sv && unbuffer vvp a.out
=== Demonstration of Different Format Specifiers ===
Binary Value (%b): 10110101
Character Value (%c): A
Decimal Value (%d):
Decimal Value (%Od): -12345
Exponential Notation (%e): 1.234568e+04
Floating Point Value (%f): 3.141593
Formatted Float (%6.2f): 3.14
General Notation (%g): 3.14159
Hexadecimal Value (%h): dead
Octal Value (%o): 077
String (%s): Hello!
Simulation Time (%t):
                                                                                1234
Zero-Padded Time (%00t): 1234
design.sv:46: $finish called at 10 (1s)
```

14. Compare \$display, \$write and \$monitor system tasks by a program, and give the running result.

```
1 module compareDisplayWriteMonitor;
                                     reg [3:0] a, b;
                                      initial begin
                                                  // Demonstration of $display
$display("=== Demonstration of $display ===");
$display("At Time = %0t, a = %0d, b = %0d", $time, a, b);
                                                  // Demonstration of $write
                                                 % beliable for the control of t
                11
                12
               14
                                                  // Demonstration of $monitor
               15
                                                 $display("\n=== Demonstration of $monitor ===");
$monitor("At Time = %0t, a = %0d, b = %0d", $time, a, b);
               16
               18
                                                  // Test Values: Change a and b over time
               19
                                                a = 0; b = 0; #5; // Time = 5
a = 1; b = 2; #5; // Time = 10
a = 2; b = 3; #5; // Time = 15
               20
               21
               22
                                                  a = 3; b = 4; #S; // Time = 20
a = 4; b = 5; #S; // Time = 25
               23
               24
               25
               26
                                                  #10 $finish; // End simulation
               27
               28 endmodule
               29
    ⊕Log
                                   Share
[2024-12-17 04:37:10 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
=== Demonstration of $display ===
At Time = 0, a = x, b = x
=== Demonstration of $write ===
At Time = 0, a = x, b = x
Adding a newline manually after $write
=== Demonstration of $monitor ===
At Time = 0, a = 0, b = 0
At Time = 5, a = 1, b = 2
At Time = 10, a = 2, b = 3
At Time = 15, a = 3, b = 4
At Time = 20, a = 4, b = 5
design.sv:26: $finish called at 35 (1s)
Done
```