


San Francisco Bay University

EE461 Verilog-HDL Homework #5

Due day: 11/27/2024

Instruction:

- a. Push answer sheets/source code to Github
- b. Please follow the code style rule like programs on handout.
- c. Overdue homework submission could not be accepted.
- d. Takes academic honesty and integrity seriously (Zero Tolerance of Cheating &Plagiarism)
- 1. Draw FSM logic chart to detect bit stream pattern "1010" and design FSM in Verilog to output flag signal with the testbench module.



Anika Haque, 20283

```
MODULE
module FSM_1010_detector(
  input clk,
  input rst,
  input data_in,
  output reg flag
);
  // State encoding
  parameter S0 = 3'b000,
        S1 = 3'b001,
        S2 = 3'b010,
        S3 = 3'b011,
        S4 = 3'b100;
  reg [2:0] current_state, next_state;
  // State transition logic
  always @(posedge clk or posedge rst) begin
    if (rst)
       current_state <= S0; // Reset to initial state
    else
       current_state <= next_state; // Move to the next state</pre>
  end
  // Next state logic
  always @(*) begin
    case (current_state)
       S0: next state = (data in)? S1: S0;
       S1: next_state = (data_in) ? S1 : S2;
       S2: next_state = (data_in) ? S3 : S0;
       S3: next_state = (data_in) ? S1 : S4;
       S4: next_state = (data_in) ? S1 : S0;
       default: next_state = S0;
    endcase
  end
  // Output logic: Flag is combinational when transitioning to S4
  always @(*) begin
    flag = (current_state == S3 && !data_in); // Detecting transition into S4
  end
endmodule
TESTBENCH
module tb_FSM_1010_detector;
  reg clk, rst, data_in;
  wire flag;
```

```
// Instantiate the FSM
  FSM_1010_detector uut (.clk(clk), .rst(rst), .data_in(data_in), .flag(flag));
  // Clock generation
  initial clk = 0;
  always #5 clk = \sim clk;
  // Test sequence
  initial begin
    rst = 1; data_in = 0;
    #10 \text{ rst} = 0;
    // Input sequence: 10101011010
    #10 data_in = 1;
    #10 data_in = 0;
    #10 data_in = 1;
    #10 data_in = 0; // Detects "1010", flag should go high
    #10 data_in = 1;
    #10 data_in = 0;
    #10 data_in = 1;
    #10 data_in = 0;
    #50 $finish;
  end
  initial $monitor("Time: %0d, Input: %b, Flag: %b", $time, data_in, flag);
endmodule
```

Anika Haque, 20283

SCREENSHOT

```
design.sv 🕂
                                                                                                                                                                   module FSM_1010_detector(
input clk,
input rst,
input data_in,
output reg flag
        module tb_FSM_1010_detector;
reg clk, rst, data_in;
wire flag;
           // Instantiate the FSM
FSM_1010_detector uut (.clk(clk), .rst(rst),
.data_in(data_in), .flag(flag));
                                                                                                                                                               // State encoding
parameter S0 = 3'b000,
S1 = 3'b001,
S2 = 3'b010,
S3 = 3'b010,
S4 = 3'b100;
                    // Clock generation initial clk = 0; always #5 clk = ~clk;
                    // Test sequence
initial begin
    rst = 1; data_in = 0;
#10 rst = 0;
                                                                                                                                                                             reg [2:0] current_state, next_state;
                                                                                                                                                                              // State transition logic
almays @(posedge clk or posedge rst) begin
if (rst)
current_state <= 50; // Reset to initial state
else
                            // Input sequence: 10101011010
#10 data_in = 1;
#10 data_in = 0;
#10 data_in = 1;
#10 data_in = 1;
#10 data_in = 0; // Detects "1010", flag should go
                                                                                                                                                                                               current_state <= next_state; // Move to the next state
     21 high
22 23 24 25 26 27 28 e 29 1 Stime
                                                                                                                                                                              // Next state logic
almays e(*) begin
case (current_state)
50: next_state = (data_in) ? 51 : 50;
51: next_state = (data_in) ? 51 : 52;
52: next_state = (data_in) ? 53 : 50;
53: next_state = (data_in) ? 51 : 54;
54: next_state = (data_in) ? 51 : 50;
default: next_state = 50;
                            #10 data_in = 1;
#10 data_in = 0;
#10 data_in = 1;
#10 data_in = 0;
                  #50 $finish;
end
     29
30 initial $monitor("Time: %Od, Input: %b, Flag: %b", $time, data_in, flag);
31 endmodule
                                                                                                                                                                            defa
endcase
end
                                                                                                                                                                               // Output logic: Flag is combinational when transitioning to S4 always @(*) begin flag = (current_state == S3 && !data_in); // Detecting transition into S4
Time: 20, Input: 1, Flag: 0
Time: 30, Input: 0, Flag: 0
Time: 40, Input: 1, Flag: 0
Time: 50, Input: 0, Flag: 1
Time: 55, Input: 0, Flag: 0
Time: 60, Input: 1, Flag: 0
Time: 70, Input: 0, Flag: 0
Time: 80, Input: 1, Flag: 0
Time: 90, Input: 0, Flag: 1
Time: 95, Input: 0, Flag: 0
testbench.sv:27: $finish called at 140 (1s)
```

2. Design FSM in Verilog to detect bit streams which could be divided by 7 and output flag signal with the testbench module.

```
MODULE
       module FSM_divisible_by_7 (
         input clk,
         input rst,
         input data_in,
         output reg flag
       );
         reg [2:0] remainder;
                                // Current remainder
         wire [2:0] next_remainder; // Next remainder (combinational logic)
         // Combinational logic for next remainder
         assign next remainder = (remainder * 2 + data in) % 7;
         // Sequential logic for remainder and flag update
         always @(posedge clk or posedge rst) begin
            if (rst) begin
              remainder <= 3'b000; // Reset remainder
              flag \leq 0;
                               // Reset flag
            end else begin
              remainder <= next remainder; // Update remainder
              flag <= (next_remainder == 3'b0); // Flag = 1 if next remainder is 0
            end
         end
endmodule
TESTBENCH
       module tb_FSM_divisible_by_7;
         reg clk, rst, data_in;
         wire flag;
         // Instantiate the FSM
         FSM divisible by 7 uut (
            .clk(clk),
            .rst(rst),
            .data_in(data_in),
            .flag(flag)
         );
         // Clock generation
         initial clk = 0;
```

always #5 clk = ~clk; // 10ns clock period

Anika Haque, 20283

```
// Test sequence
         initial begin
            rst = 1; data_in = 0;
            #10 \text{ rst} = 0;
            // Input sequence: bits representing numbers
            #10 data_in = 1; // Input 1
            #10 data_in = 0; // Input 10
            #10 data_in = 1; // Input 101
            #10 data_in = 0; // Input 1010
            #10 data_in = 1; // Input 10101
            #50 $finish;
          end
         initial $monitor("Time: %0d, Input: %b, Remainder: %d, Flag: %b", $time,
       data_in, uut.remainder, flag);
endmodule
```

SCREENSHOT

```
module FSM_divisible_by_7 (
input clk,
input rst,
input data_in,
output reg flag
);
        module tb_FSM_divisible_by_7;
reg clk, rst, data_in;
wire flag;
              // Instantiate the FSM
FSM_divisible_by_7 uut (
                                                                                                                 5
6 );
                                                                                                                6 );
7 reg [2:0] remainder; // Current remainder
8 wire [2:0] next_remainder; // Next remainder
(combinational logic)
                 .clk(clk),
.rst(rst),
.data_in(data_in),
.flag(flag)
                                                                                                              // Combinational logic for next remainder
assign next_remainder = (remainder * 2 + data_in) % 7;
             // Clock generation
initial clk = 0;
always #5 clk = ~clk; // 10ns clock period
              // Test sequence initial begin
               rst = 1; data_in = 0;
#10 rst = 0;
                   22 end
23 endmodule
             #50 $finish;
end
    31
32 initial Smonitor("Time: %Od, Input: %D, Remainder: %d, Flag: %D", Stime, data_in, uut.remainder, flag);
33 endmodule
Time: O. Input: O. Remainder: O. Flag: O
Time: 15, Input: O, Remainder: O, Flag: 1
Time: 20, Input: 1, Remainder: 0, Flag: 1
Time: 25, Input: 1, Remainder: 1, Flag: 0
Time: 30. Input: 0. Remainder: 1. Flag: 0
Time: 35. Input: 0. Remainder: 2. Flag: 0
Time: 40, Input: 1, Remainder: 2, Flag: 0
Time: 45, Input: 1, Remainder: 5, Flag: 0
Time: 50, Input: 0, Remainder: 5, Flag: 0
Time: 55, Input: 0, Remainder: 3, Flag: 0
Time: 60, Input: 1, Remainder: 3, Flag: 0
Time: 65, Input: 1, Remainder: 0, Flag: 1
Time: 75, Input: 1, Remainder: 1, Flag: 0
Time: 85, Input: 1, Remainder: 3, Flag: 0
Time: 95, Input: 1, Remainder: 0, Flag: 1
Time: 105, Input: 1, Remainder: 1, Flag: 0
testbench.sv:29: $finish called at 110 (1s)
```

3. Design Verilog module to find the duty cycle of PWM (Pulse Width Modulation) signal with a higher clock frequency compared to the PWM signal. After that, verify your design.




Figure 1. PWM signals and definitions

```
MODULE
module PWM_duty_cycle (
  input clk,
                  // High-frequency clock
                 // Reset signal
  input rst,
  input pwm_in,
                     // PWM signal input
  output reg [7:0] duty cycle // Duty cycle percentage
);
  reg [15:0] high_count, total_count; // Counters for high and total time
  reg pwm prev;
                     // To detect edges
  reg update_flag; // Signal to update duty cycle
  reg first_period; // Skip first period calculation
  always @(posedge clk or posedge rst) begin
    if (rst) begin
       high\_count \le 0;
       total_count <= 0;
       duty_cycle <= 0;
       pwm_prev \le 0;
       update_flag <= 0;
       first_period <= 1; // Enable warm-up phase
    end else begin
       // Count total time and high time
       total_count <= total_count + 1;
       if (pwm_in) high_count <= high_count + 1;</pre>
       // Detect falling edge (end of PWM period)
       if (pwm_prev && ~pwm_in) begin
         if (!first_period && total_count > 0) begin
```

```
duty_cycle <= (high_count * 100) / total_count; // Duty cycle calculation
         end
         first_period <= 0; // Disable warm-up after first period
         // Reset counters for next period
         high\_count \le 0;
         total_count <= 0;
       end
       pwm_prev <= pwm_in; // Update previous state</pre>
    end
  end
endmodule
TESTBENCH
module tb_PWM_duty_cycle;
  reg clk, rst, pwm_in;
  wire [7:0] duty_cycle;
  // Instantiate the module
  PWM_duty_cycle uut (
    .clk(clk),
    .rst(rst),
     .pwm_in(pwm_in),
    .duty_cycle(duty_cycle)
  );
  // Clock generation
  initial clk = 0;
  always #5 clk = ~clk; // 10ns clock period
  // Generate PWM signal
  initial begin
    rst = 1; pwm_in = 0; #20; // Reset
    rst = 0;
    // PWM signal with varying duty cycles
    repeat (5) begin
       pwm_in = 1; #50; // High for 50 time units (50% duty cycle)
       pwm_in = 0; #50; // Low for 50 time units
    end
    repeat (5) begin
       pwm_in = 1; #30; // High for 30 time units (30% duty cycle)
       pwm_in = 0; #70; // Low for 70 time units
    end
```

```
repeat (5) begin

pwm_in = 1; #10; // High for 10 time units (10% duty cycle)

pwm_in = 0; #90; // Low for 90 time units

end

#1000 $finish;

end

// Monitor output

initial $monitor("Time: %0d, PWM In: %b, Duty Cycle: %0d%%", $time, pwm_in, duty_cycle);
endmodule
```

```
SCREENSHOT
                                                                                                 design.sv 📳
                                                                                                          module PWM_duty_cycle (
input clk, // High-frequency clock
input rst, // Reset signal
input pwm_in, // PWM signal input
output reg [7:0] duty_cycle // Duty_cycle percentage
              always #5 clk = ~clk; // 10ns clock period
              // Generate PWM signal initial begin
                   rst = 1; pwm_in = 0; #20; // Reset rst = 0;
        // PWM signal with varying duty cycles
repeat (5) begin
pwm_in = 1; #50; // High for 50 time units
(50% duty cycle)
pwm_in = 0; #50; // Low for 50 time units
end
                                                                                                                reg [15:0] high_count, total_count; // Counters for high and total time
                                                                                                               reg pwm_prev; // To detect edges
reg update_flag; // Signal to update duty cycle
reg first_period; // Skip first period calculation
                                                                                                               always @(posedge clk or posedge rst) begin
if (rst) begin
high_count <= 0;
total_count <= 0;
        repeat (5) begin

pwm_in = 1; #30; // High for 30 time units
(30% duty cycle)
                                                                                                                         duty_cycle <= 0;
pwm.prev <= 0;
update_flag <= 0;
first_period <= 1; // Enable warm-up phase
                  rty cycle)

pwm_in = 0; #70; // Low for 70 time units
end
                                                                                                                    first_pc.
end else begin
                   repeat (5) begin
  Time: O, PWM In: O, Duty Cycle: 0%
 Time: 20, PWM In: 1, Duty Cycle: 0%
 Time: 70, PWM In: 0, Duty Cycle: 0%
 Time: 120, PWM In: 1, Duty Cycle: 0%
 Time: 170, PWM In: 0, Duty Cycle: 0%
Time: 175, PWM In: 0, Duty Cycle: 55%
 Time: 220, PWM In: 1, Duty Cycle: 55%
 Time: 270, PWM In: 0, Duty Cycle: 55%
 Time: 320, PWM In: 1, Duty Cycle: 55%
 Time: 370, PWM In: 0, Duty Cycle: 55%
 Time: 420, PWM In: 1, Duty Cycle: 55%
 Time: 470, PWM In: 0, Duty Cycle: 55%
 Time: 520, PWM In: 1, Duty Cycle: 55%
 Time: 550, PWM In: 0, Duty Cycle: 55%
Time: 555, PWM In: 0, Duty Cycle: 42%
 Time: 620, PWM In: 1, Duty Cycle: 42%
 Time: 650, PWM In: 0, Duty Cycle: 42%
Time: 655, PWM In: 0, Duty Cycle: 33%
 Time: 720, PWM In: 1, Duty Cycle: 33%
 Time: 750, PWM In: 0, Duty Cycle: 33%
 Time: 820, PWM In: 1, Duty Cycle: 33%
 Time: 850, PWM In: 0, Duty Cycle: 33%
 Time: 920, PWM In: 1, Duty Cycle: 33%
 Time: 950, PWM In: 0, Duty Cycle: 33%
 Time: 1020, PWM In: 1, Duty Cycle: 33%
 Time: 1030, PWM In: 0, Duty Cycle: 33%
 Time: 1035, PWM In: 0, Duty Cycle: 14%
 Time: 1120, PWM In: 1, Duty Cycle: 14%
 Time: 1130, PWM In: 0, Duty Cycle: 14%
 Time: 1135, PWM In: 0, Duty Cycle: 11%
 Time: 1220, PWM In: 1, Duty Cycle: 11%
 Time: 1230, PWM In: 0, Duty Cycle: 11%
 Time: 1320, PWM In: 1, Duty Cycle: 11%
 Time: 1330, PWM In: 0, Duty Cycle: 11%
 Time: 1420, PWM In: 1, Duty Cycle: 11%
Time: 1430, PWM In: 0, Duty Cycle: 11%
 testbench.sv:38: $finish called at 2520 (1s)
```