



San Francisco Bay University

EE461 Verilog-HDL Homework #2

Due day: 10/4/2024

Instruction:

- Push answer sheets/source code to Github
- Please follow the code style rule like programs on handout.
- Overdue homework submission could not be accepted.
- Takes academic honesty and integrity seriously (Zero Tolerance of Cheating & Plagiarism)

1. If $a = 4'b1111$ and $b = -5'b00010$, write the program to check what the values with 4 bits are when you want to calculate " $a (+/-/*/%) b$ ". How about $b = -5'b01xz$?

For 1st case, $a = 4'b1111$ and $b = -5'b00010$

```
1 module arithmetic_ops;
2     reg [3:0] a;           // Unsigned 4-bit
3     reg signed [4:0] b;    // Signed 5-bit
4     reg signed [6:0] sum, diff, prod, mod; // Wider bit-width for results
5
6     initial begin
7         // Input values
8         a = 4'b1111;       // 15 (unsigned)
9         b = -5'sb00010;    // -2 (signed)
10
11        // Perform arithmetic with explicit casting
12        sum = $signed({1'b0, a}) + b; // Cast a as signed by zero-extending
13        diff = $signed({1'b0, a}) - b;
14        prod = $signed({1'b0, a}) * b;
15        mod = $signed({1'b0, a}) % b;
16
17        // Display results in decimal and binary
18        $display("Inputs:");
19        $display("a = %0d (binary: %b), b = %0d (binary: %b)", $signed({1'b0, a}), {1'b0, a}, b, b);
20        $display("\nOutputs:");
21        $display("Sum = %0d (binary: %b)", sum, sum);
22        $display("Diff = %0d (binary: %b)", diff, diff);
23        $display("Prod = %0d (binary: %b)", prod, prod);
24        $display("Mod = %0d (binary: %b)", mod, mod);
25    end
26 endmodule
27
```

[Log](#) [Share](#)

[2024-12-19 11:21:20 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Inputs:
a = 15 (binary: 01111), b = -2 (binary: 11110)

Outputs:
Sum = 13 (binary: 0001101)
Diff = 17 (binary: 0010001)
Prod = -30 (binary: 1100010)
Mod = 1 (binary: 0000001)

[Done](#)

For 2nd case, with $b = -5'b01xz$

```
1 module arithmetic_ops_with_x;
2     reg [3:0] a; // Unsigned 4-bit
3     reg signed [4:0] b; // Signed 5-bit
4     reg signed [5:0] sum, diff, prod, mod; // 6 bits for operations to handle overflow
5
6     initial begin
7         // Inputs
8         a = 4'b1111; // 15 in unsigned
9         b = -5'b01xz; // -5'b01xz (contains unknowns)
10
11        // Perform arithmetic operations
12        sum = a + b;
13        diff = a - b;
14        prod = a * b;
15        mod = a % b;
16
17        // Display results
18        $display("Inputs: a = %b (%0d), b = %b (%0d)", a, a, b, b);
19        $display("Sum = %b (%0d)", sum, sum);
20        $display("Diff = %b (%0d)", diff, diff);
21        $display("Prod = %b (%0d)", prod, prod);
22        $display("Mod = %b (%0d)", mod, mod);
23    end
24 endmodule
25
```

[2024-12-19 11:25:48 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
Inputs: a = 1111 (15), b = xxxxxx (x)
Sum = xxxxxx (x)
Diff = xxxxxx (x)
Prod = xxxxxx (x)
Mod = xxxxxx (x)
Done

$b = -5'b01xz$ contains an x in its binary representation, which represents an unknown state. Since b is unknown, any operation involving b will propagate the x into the results.

2. When $a = 2'b1z$ and $b = 3'b11z$, verify the values for $(a > b)$, $(a \geq b)$, $(a < b)$ and $(a \leq b)$ by a program. If $a = 4'b01xz$, check again.


Both Cases included here




```
1 module relational_ops;
2     reg [1:0] a; // 2-bit input
3     reg [2:0] b; // 3-bit input
4
5     initial begin
6         // Case 1: a = 2'b1z, b = 3'b11z
7         a = 2'b1z;
8         b = 3'b11z;
9         $display("Case 1: a=%b, b=%b", a, b);
10        $display("a > b: %b, a >= b: %b, a < b: %b, a <= b: %b", (a > b), (a >= b), (a < b), (a <= b));
11
12        // Case 2: a = 4'b01xz
13        a = 4'b01xz;
14        $display("Case 2: a=%b", a);
15        $display("a > b: %b, a >= b: %b, a < b: %b, a <= b: %b", (a > b), (a >= b), (a < b), (a <= b));
16    end
17 endmodule
18
```

[2024-12-19 11:33:20 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
Case 1: a=1z, b=11z
a > b: x, a >= b: x, a < b: x, a <= b: x
Case 2: a=xz
a > b: x, a >= b: x, a < b: x, a <= b: x
Done

Case 2

3. Write a program to see results for 4 questions on “Equality Operators” page in the handout.

```
design.vv 
1 module equality_operators;
2     reg [3:0] a, b;
3
4     initial begin
5         // Example 1: a = 4'b01xz, b = 4'bx10
6         a = 4'b01xz; b = 4'bx10;
7         $display("Example 1: a = %b, b = %b", a, b);
8         $display("(a === b) = %b", (a === b)); // Case equality
9         $display("(a !== b) = %b", (a !== b)); // Case inequality
10        $display("(a == b) = %b", (a == b)); // Logical equality
11        $display("(a != b) = %b", (a != b)); // Logical inequality
12        // Example 2: a = 4'b01zz, b = 4'b0100
13        a = 4'b01zz; b = 4'b0100;
14        $display("\nExample 2: a = %b, b = %b", a, b);
15        $display("(a === b) = %b", (a === b));
16        $display("(a !== b) = %b", (a !== b));
17        $display("(a == b) = %b", (a == b));
18        $display("(a != b) = %b", (a != b));
19        // Example 3: a = 4'b01xz, b = 4'b01xz
20        a = 4'b01xz; b = 4'b01xz;
21        $display("\nExample 3: a = %b, b = %b", a, b);
22        $display("(a === b) = %b", (a === b));
23        $display("(a !== b) = %b", (a !== b));
24        $display("(a == b) = %b", (a == b));
25        $display("(a != b) = %b", (a != b));
26        // Example 4: a = 4'b01zz, b = 4'b01zz
27        a = 4'b01zz; b = 4'b01zz;
28        $display("\nExample 4: a = %b, b = %b", a, b);
29        $display("(a === b) = %b", (a === b));
30        $display("(a !== b) = %b", (a !== b));
31        $display("(a == b) = %b", (a == b));
32        $display("(a != b) = %b", (a != b));
33    end
34 endmodule
```


   [2024-12-19 11:47:30 UTC] iverilog '-Wall' '-g2012' design.vv testbench.vv && urbuffer vvp a.out

Example 1: a = 01xz, b = zx10
(a === b) = 0
(a !== b) = 1
(a == b) = x
(a != b) = x

Example 2: a = 01zz, b = 0100
(a === b) = 0
(a !== b) = 1
(a == b) = x
(a != b) = x

Example 3: a = 01xz, b = 01xz
(a === b) = 1
(a !== b) = 0
(a == b) = x
(a != b) = x

Example 4: a = 01zz, b = 01zz
(a === b) = 1
(a !== b) = 0
(a == b) = x
(a != b) = x

 Done

4. Verify the results by a program for the following “A’s values”.

A	!A
1'bx	
1'bz	
2'b1z	
2'b0z	
2'bxz	
3'bxxx	
3'b1xx	
3'b0xx	

```
1 module not_ops;
2   reg [2:0] A; // Define A as 3-bit wide to accommodate all cases
3
4   initial begin
5     // Test cases
6     A = 1'bx; $display("A = %b, !A = %b", A, !A); // A = 1'bx
7     A = 1'bz; $display("A = %b, !A = %b", A, !A); // A = 1'bz
8     A = 2'b1z; $display("A = %b, !A = %b", A, !A); // A = 2'b1z
9     A = 2'b0z; $display("A = %b, !A = %b", A, !A); // A = 2'b0z
10    A = 2'bxz; $display("A = %b, !A = %b", A, !A); // A = 2'bxz
11    A = 3'bxxx; $display("A = %b, !A = %b", A, !A); // A = 3'bxxx
12    A = 3'b1xx; $display("A = %b, !A = %b", A, !A); // A = 3'b1xx
13    A = 3'b0xx; $display("A = %b, !A = %b", A, !A); // A = 3'b0xx
14  end
15 endmodule
16
```

Log Share

[2024-12-19 11:52:15 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

A = 00x, !A = x
A = 00z, !A = x
A = 01z, !A = 0
A = 00z, !A = x
A = 0xz, !A = x
A = xxx, !A = x
A = 1xx, !A = 0
A = 0xx, !A = x

Done

5. Write a program to see what you will get for $1'bx \ \&\& \ 2'bxz$, $2'b0x \ || \ 1'bz$, $2'b00 \ \&\& \ 2'b1z$ and $2'b0z \ || \ 4'b01xz$.

```

1 module logical_ops;
2   reg [1:0] a1, a2;
3   reg [2:0] b1;
4   reg [3:0] c1;
5
6   initial begin
7     // Test Case 1: 1'bx && 2'bxz
8     a1 = 1'bx; b1 = 2'bxz;
9     $display("Case 1: a1 = %b, b1 = %b, a1 && b1 = %b", a1, b1, (a1 && b1));
10
11    // Test Case 2: 2'b0x || 1'bz
12    a2 = 2'b0x; a1 = 1'bz;
13    $display("Case 2: a2 = %b, a1 = %b, a2 || a1 = %b", a2, a1, (a2 || a1));
14
15    // Test Case 3: 2'b00 && 2'b1z
16    a2 = 2'b00; b1 = 2'b1z;
17    $display("Case 3: a2 = %b, b1 = %b, a2 && b1 = %b", a2, b1, (a2 && b1));
18
19    // Test Case 4: 2'b0z || 4'b01xz
20    a2 = 2'b0z; c1 = 4'b01xz;
21    $display("Case 4: a2 = %b, c1 = %b, a2 || c1 = %b", a2, c1, (a2 || c1));
22  end
23 endmodule
24

```

Log Share

[2024-12-19 11:56:25 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

Case 1: a1 = 0x, b1 = 0xz, a1 && b1 = x
Case 2: a2 = 0x, a1 = 0z, a2 || a1 = x
Case 3: a2 = 00, b1 = 01z, a2 && b1 = 0
Case 4: a2 = 0z, c1 = 01xz, a2 || c1 = 1

Done

6. What are the results in the following operations and verify them by Verilog code?

$\sim 4'b01xz = ?$
$4'b01xz \ \&\& \ 4'bzx01 = ?$
$4'b01xz \ \ 4'bzx01 = ?$
$4'b01xz \ \wedge \ 4'bzx01 = ?$
$4'b01xz \ \wedge \sim 4'bzx01 = ?$
$4'b01xz \ \wedge \sim 2'bz1 = 4'b?$
$4'b01xz \ \wedge \sim 2'bz1 = 2'b?$

```

1 module bitwise_ops;
2   reg [3:0] A, B; // 4-bit registers
3   reg [1:0] C; // 2-bit register
4   reg [3:0] extended_result; // Temporary variable for full-width results
5   reg [1:0] truncated_result; // Temporary variable for truncated results
6
7   initial begin
8     // Inputs
9     A = 4'b01xz;
10    B = 4'bzx01;
11    C = 2'bz1;
12
13    // Perform bitwise operations and display results
14    $display("~A = %b", ~A); // ~4'b01xz
15    $display("A & B = %b", A & B); // 4'b01xz & 4'bzx01
16    $display("A | B = %b", A | B); // 4'b01xz | 4'bzx01
17    $display("A ^ B = %b", A ^ B); // 4'b01xz ^ 4'bzx01
18    $display("A ~ B = %b", A ~ B); // 4'b01xz ~ 4'bzx01
19
20    // Compute extended and truncated results
21    extended_result = A ~ {2'b00, C}; // Zero-extend C and perform XOR
22    truncated_result = extended_result[1:0]; // Truncate to 2 bits
23    $display("A ~ C (4-bit result) = %b", extended_result); // Full 4-bit result
24    $display("A ~ C (2-bit result) = %b", truncated_result); // Truncated 2-bit result
25  end
26 endmodule
27

```

Log Share

[2024-12-19 12:03:37 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

~A = 10xx
A & B = 0x0x
A | B = x1x1
A ^ B = xxxx
A ~ B = xxxx
A ~ C (4-bit result) = 10xx
A ~ C (2-bit result) = xx

Done

7. What are you going to get for “& 4'b01xz”, “~| 4'b01xz”, “^ 4'b01xz” and “^ 4'b01xz”.

```

1 module reduction_ops;
2   reg [3:0] A;
3
4   initial begin
5     A = 4'b01xz;
6
7     // Perform reduction operations and display results
8     $display("&A = %b", &A); // Reduction AND
9     $display("~|A = %b", ~|A); // Reduction NOR
10    $display("^A = %b", ^A); // Reduction XOR
11    $display("~^A = %b", ~^A); // Reduction XNOR
12  end
13 endmodule

```

Log Share

[2024-12-19 12:09:54 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

&A = 0
~|A = 0
^A = x
~^A = x
Done

8. What are the new values after bit shifting for “4'b01xz << 1'bz” and “4'b01xz >> 2'bxx” ?

```

1 module shift_ops;
2   reg [3:0] A;
3   reg [1:0] B;
4
5   initial begin
6     A = 4'b01xz;
7
8     // Left shift with unknown amount
9     $display("A << 1'bz = %b", A << 1'bz);
10
11    // Right shift with unknown amount
12    B = 2'bxx;
13    $display("A >> B = %b", A >> B);
14  end
15 endmodule

```

Log Share

[2024-12-19 12:11:38 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out

A << 1'bz = xxxx
A >> B = xxxx
Done

Any shift operation with an indeterminate shift amount results in x for all bits.

9. In this expression $A = B ? 4'b1100 : 5'b11ZX0$ and if $B = 2'b1x$, What is A(4-bit number)? How about $B = 3'b1xz$? Write a program to verify your answers.

```

1 module conditional_expr;
2   reg [3:0] A;
3   reg [1:0] B1;
4   reg [2:0] B2;
5
6   initial begin
7     // Case 1: B = 2'b1x
8     B1 = 2'b1x;
9     A = B1 ? 4'b1100 : 5'b11ZX0; // Truncate 5'b11ZX0 to 4 bits
10    $display("Case 1: B = %b, A = %b", B1, A);
11
12    // Case 2: B = 3'b1xz
13    B2 = 3'b1xz;
14    A = B2 ? 4'b1100 : 5'b11ZX0; // Truncate 5'b11ZX0 to 4 bits
15    $display("Case 2: B = %b, A = %b", B2, A);
16  end
17 endmodule
18

```

Log Share

[2024-12-19 12:15:29 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out

Case 1: B = 1x, A = 1100

Case 2: B = 1xz, A = 1100

Done

10. Complete the following Verilog modules and display the output strength. Explain why.

```

module testStrength1();
    ... .. // Data type declaration for a, b and y
    buf(strong1, weak0) g1 (y, a);
    buf(weak1, strong0) g2 (y, b);

    initial begin
        a = 1;
        b = 1;
        $display("y = ..., a = ..., b = ...", y, a, b);
    end
endmodule

```

```

1 module testStrength1();
2   reg a, b; // Declare inputs as registers
3   wire y; // Output is a wire to be driven by the buffers
4
5   // Buffers with strength modifiers
6   buf (strong1, weak0) g1 (y, a);
7   buf (weak1, strong0) g2 (y, b);
8
9   initial begin
10    a = 1; // Strong 1 from a
11    b = 1; // Weak 1 from b
12    #1; // Allow signals to resolve
13    $display("y = %b, a = %b, b = %b", y, a, b);
14  end
15 endmodule
16

```

Log Share

[2024-12-19 12:26:32 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out


y = 1, a = 1, b = 1

Done

EXPLANATION OF RESULTS

- Buffers with Strengths:
 - a drives y with strong 1.
 - b drives y with weak 1.
- Conflict Resolution
 - When multiple drivers control y, the stronger signal dominates.
 - a's strong 1 overrides b's weak 1.
- Output Summary:
 - y = 1 (strong driver from a), a = 1, b = 1.

```
module testStrength2();  
    ... .. // Data type declaration for a, b and y  
    bufif0 (strong1, weak0) g1 (y, i1, ctrl);  
    bufif0 (strong1, weak0) g2 (y, i2, ctrl);  
    initial begin  
        ctrl = x;  
        i1 = 0;  
        i2 = 1;  
        $display("y = ...");  
    end  
endmodule
```



The screenshot displays a Verilog code editor with the following code:

```
1 module testStrength2();  
2     reg ctrl, i1, i2; // Inputs and control signal  
3     wire y; // Output is a wire  
4  
5     // Tristate buffers with strength modifiers  
6     bufif0 (strong1, weak0) g1 (y, i1, ctrl);  
7     bufif0 (strong1, weak0) g2 (y, i2, ctrl);  
8  
9     initial begin  
10        ctrl = 1'bx; // Control is unknown  
11        i1 = 0; // First input is 0  
12        i2 = 1; // Second input is 1  
13        #1; // Allow signals to resolve  
14        $display("y = %b, ctrl = %b, i1 = %b, i2 = %b", y, ctrl, i1, i2);  
15    end  
16 endmodule  
17
```


Below the code editor, there is a status bar with a "Log" button and a "Share" button. The log window shows the following output:

```
[2024-12-19 12:21:13 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out  
y = x, ctrl = x, i1 = 0, i2 = 1  
Done
```

EXPLANATION OF RESULTS

- Control Signal (ctrl = x): An unknown ctrl makes the tri-state buffers' behavior ambiguous, resulting in indeterminate output (x).
- Buffer Behavior: With ctrl = x, Verilog cannot decide between driving (0) or disabling (z), leaving y unresolved.
- Inputs (i1 = 0, i2 = 1):
 - Defined inputs cannot influence y when ctrl is indeterminate.
- Output (y = x):
 - The unresolved control signal propagates as an indeterminate output (x).

11. Design Verilog program for 4 to 1 mux in gate level and write the testbench to verify.



```

module fourOneMux(
    i0_i,
    i1_i,
    i2_i,
    i3_i,
    s0_i,
    s1_i,
    out_o

);
    ... ..;

endmodule

`include "fourOneMux"
module fourOneMuxTB;
    ... ..;

endmodule

```

Note: please save two modules in two different files with the same name as module under the one directory.

```

1 // Testbench Module (fourOneMuxTB)
2 module fourOneMuxTB;
3
4 // Declare inputs as regs and output as wire
5 reg i0, i1, i2, i3; // MUX inputs
6 reg s0, s1; // Select lines
7 wire out; // MUX output
8
9 // Instantiate the multiplexer
10 fourOneMux uut (
11     .i0_i(i0),
12     .i1_i(i1),
13     .i2_i(i2),
14     .i3_i(i3),
15     .s0_i(s0),
16     .s1_i(s1),
17     .out_o(out)
18 );
19
20 // Testbench logic
21 initial begin
22     // Display header
23     $display("s1 s0 | i3 i2 i1 i0 | out");
24
25     // Apply test cases
26     {i3, i2, i1, i0} = 4'b1000; {s1, s0} = 2'b00;
27     #10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
28     {i3, i2, i1, i0} = 4'b1000; {s1, s0} = 2'b01;
29     #10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
30     {i3, i2, i1, i0} = 4'b1000; {s1, s0} = 2'b10;
31     #10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
32     {i3, i2, i1, i0} = 4'b1000; {s1, s0} = 2'b11;
33     #10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
34
35     $finish;
36 end
37 endmodule

```

```

1 // Multiplexer Module (fourOneMux)
2 module fourOneMux(
3     input i0_i, // Input 0
4     input i1_i, // Input 1
5     input i2_i, // Input 2
6     input i3_i, // Input 3
7     input s0_i, // Select line 0
8     input s1_i, // Select line 1
9     output out_o // Output
10 );
11
12 // Internal wires
13 wire not_s0, not_s1;
14 wire y0, y1, y2, y3;
15
16 // Generate inverted select lines
17 not u1(not_s0, s0_i);
18 not u2(not_s1, s1_i);
19
20 // AND gates for each input
21 and g0(y0, i0_i, not_s1, not_s0); // y0 = i0 & ~s1 & ~s0
22 and g1(y1, i1_i, not_s1, s0_i); // y1 = i1 & ~s1 & s0
23 and g2(y2, i2_i, s1_i, not_s0); // y2 = i2 & s1 & ~s0
24 and g3(y3, i3_i, s1_i, s0_i); // y3 = i3 & s1 & s0
25
26 // OR gate to combine outputs
27 or g4(out_o, y0, y1, y2, y3); // out_o = y0 | y1 | y2 | y3
28
29 endmodule


```

```

[2024-12-19 12:47:18 UTC] iverilog -Wall -g2012 design.sv testbench.sv && urbuffer vvp a.out
s1 s0 | i3 i2 i1 i0 | out
0 0 | 1000 | 0
0 1 | 1000 | 0
1 0 | 1000 | 0
1 1 | 1000 | 1
testbench.sv:31: $finish called at 40 (1s)
Done

```

12. Write nor gate Verilog module using switch devices and testbench to verify it.



```

1 module nor_gate_tb;
2
3 // Inputs and output
4 reg A, B; // Test inputs
5 wire Out; // NOR gate output
6
7 // Instantiate the NOR gate
8 nor_gate uut (
9     .A(A),
10    .B(B),
11    .Out(Out)
12 );
13
14 // Testbench logic
15 initial begin
16     $display("A B | Out");
17     $monitor("%b %b | %b", A, B, Out);
18
19     // Apply test cases
20     A = 0; B = 0; #10; // NOR(0,0) = 1
21     A = 0; B = 1; #10; // NOR(0,1) = 0
22     A = 1; B = 0; #10; // NOR(1,0) = 0
23     A = 1; B = 1; #10; // NOR(1,1) = 0
24
25     $finish;
26 end
27 endmodule
28
29
30 module nor_gate (
31     input A, // Input A
32     input B, // Input B
33     output Out // Output of NOR gate
34 );
35
36 // Internal wires
37 wire w_pmos, w_nmos;
38
39 // PMOS devices
40 pmos p1(w_pmos, 1'b1, A); // PMOS with source
41 // connected to Vdd
42 pmos p2(Out, w_pmos, B); // PMOS with
43 // intermediate wire
44
45 // NMOS devices
46 nmos n1(Out, 1'b0, A); // NMOS with source
47 // connected to GND
48 nmos n2(Out, 1'b0, B); // NMOS with source
49 // connected to GND
50
51 endmodule

```

Log Share

[2024-12-19 12:55:30 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out

```

A B | Out
0 0 | 1
0 1 | 0
1 0 | 0
1 1 | 0
testbench.sv:25: $finish called at 40 (1s)
Done

```