

San Francisco Bay University

EE461 Verilog-HDL Homework #2

Due day: 10/4/2024

Instruction:

- a. Push answer sheets/source code to Github
- b. Please follow the code style rule like programs on handout.
- c. Overdue homework submission could not be accepted.
- d. Takes academic honesty and integrity seriously (Zero Tolerance of Cheating & Plagiarism)
- 1. If a = 4'b1111 and b = -5'b00010, write the program to check what the values with 4 bits are when you want to calculate "a (+/-/*/%) b". How about b = -5'b01xz? For 1st case, a = 4'b1111 and b = -5'b00010

```
1 module arithmetic_ops;
                  reg [3:0] a; // Unsigned 4-bit
reg signed [4:0] b; // Signed 5-bit
reg signed [6:0] sum, diff, prod, mod; // Wider bit-width for results
                                                         // Unsigned 4-bit
                  initial begin
                        // Input values
a = 4'b1111;
                                                                          // 15 (unsigned)
                        b = -5' sb00010;
       10
                        // Perform arithmetic with explicit casting
                        sum = $signed({1'b0, a}) + b; // Cast a as signed by zero-extending
diff = $signed({1'b0, a}) - b;
prod = $signed({1'b0, a}) * b;
mod = $signed({1'b0, a}) % b;
       15
       16
                        // Display results in decimal and binary
Sdisplay("Inputs:");
Sdisplay("a = %0d (binary: %b), b = %0d (binary: %b)", $signed({1'b0, a}), {1'b0, a}, b, b);
Sdisplay("\nOutputs:");
Sdisplay("Sum = %0d (binary: %b)", sum, sum);
Sdisplay("Diff = %0d (binary: %b)", diff, diff);
Sdisplay("Prod = %0d (binary: %b)", prod, prod);
Sdisplay("Mod = %0d (binary: %b)", mod, mod);
       17
18
       19
       20
       24
                  end
       25
       28 endmodule
 ⊕ Log

Share

 [2024-12-19 11:21:20 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
a = 15 (binary: 01111), b = -2 (binary: 11110)
Outputs:
Sum = 13 (binary: 0001101)
Diff = 17 (binary: 0010001)
Prod = -30 (binary: 1100010)
Mod = 1 (binary: 0000001)
Done
```

For 2^{nd} case, with b = -5'b01xz

```
1 module arithmetic_ops_with_x;
          reg [3:0] a;
reg signed [4:0] b;
                                  // Unsigned 4-bit
                                   // Signed 5-bit
          reg signed [5:0] sum, diff, prod, mod; // 6 bits for operations to handle overflow
          initial begin
     6
              // Inputs
              a = 4'b1111;
                                  // 15 in unsigned
              b = -5'b01xz;
                                  // -5'b01xz (contains unknowns)
    10
              // Perform arithmetic operations
    11
    12
              sum = a + b;
              diff = a - b;
              prod = a * b;
    14
              mod = a % b;
    15
    16
              17
    18
    19
    20
    21
              $display("Mod = %b (%0d)", mod, mod);
    22
    23
          end
    24 endmodule
          Share
 Cog
[2024-12-19 11:25:48 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Inputs: a = 1111 (15), b = xxxxx (x)
Sum = xxxxxxx (x)
Diff = xxxxxx (x)
Prod = xxxxxxx(x)
Mod = xxxxxxx(x)
Done
```

b = -5'b01xz contains an x in its binary representation, which represents an unknown state. Since b is unknown, any operation involving b will propagate the x into the results.

2. When a = 2'b1z and b = 3'b11z, verify the values for (a>b), (a>=b), (a<b) and (a<=b) by a program. If a = 4'b01xz, check again.

Both Cases included here

```
1 module relational_ops;
             reg [1:0] a; // 2-bit input
reg [2:0] b; // 3-bit input
             initial begin
                 // Case 1: a = 2'b1z, b = 3'b11z
                  a = 2'b1z;
                 a = 2 bar,
b = 3'bilz;
$display("Case 1: a=%b, b=%b", a, b);
$display("a > b: %b, a >= b: %b, a < b: %b, a <= b: %b", (a > b), (a >= b), (a < b), (a <= b));
     10
                  // Case 2: a = 4'b01xz
     12
13
                  a = 4'b01xz;
                  $display("Case 2: a=%b", a);
$display("a > b: %b, a >= b: %b, a < b: %b, a <= b: %b", (a > b), (a >= b), (a < b), (a <= b));
     15
     16
        endmodule
            Share
 ⊕ Log
[2024-12-19 11:33:20 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Case 1: a=1z, b=11z
a > b: x, a >= b: x, a < b: x, a <= b: x
Case 2: a=xz
a > b: x, a >= b: x, a < b: x, a <= b: x
```

3. Write a program to see results for 4 questions on "Equality Operators" page in the handout.

```
design.sv
              1 module equality_operators;
                             reg [3:0] a, b;
                             initial begin
                                      // Example 1: a = 4'b01xz, b = 4'bzx10
a = 4'b01xz; b = 4'bzx10;
                                     a = 4'b01xz; b = 4'bzx10;

$display("Example 1: a = %b, b = %b", a, b);

$display("(a === b) = %b", (a === b)); // Case equality

$display("(a!== b) = %b", (a!== b)); // Case inequality

$display("(a!== b) = %b", (a!== b)); // Logical equality

$display("(a!== b) = %b", (a!== b)); // Logical inequality

// Example 2: a = 4'b01zz, b = 4'b0100

a = 4'b01zz; b = 4'b0100;

$display("\nExample 2: a = %b, b = %b", a, b);

$display("(a!== b) = %b", (a!== b));

$display("\nexample 3: a = 4'b01xz; b = 4'b01xz; b = 4'b01xz; b = 4'b01xz; $display("\nexample 3: a = %b, b = %b", a, b);
            10
            11
            13
            14
15
16
           17
18
            19
           20
                                     a = 4'b01xz; b = 4'b01xz;

$display("\nExample 3: a = %b, b = %b", a, b);

$display("(a === b) = %b", (a === b));

$display("(a !== b) = %b", (a !== b));

$display("(a == b) = %b", (a == b));

$display("(a != b) = %b", (a != b));

// Example 4: a = 4'b01zz, b = 4'b01zz
           22
23
24
25
           26
           27
28
                                       a = 4'b01zz; b = 4'b01zz;
                                      a = 4 bolzz; b = 4 bolzz;

$display("\nExample 4: a = \%b, b = \%b", a, b);

$display("(a === b) = \%b", (a === b));

$display("(a !== b) = \%b", (a !== b));

$display("(a == b) = \%b", (a == b));

$display("(a != b) = \%b", (a != b));
            29
            32
                             end
            34 endmodule
   ⊕ Log

< Share
</p>
 [2024-12-19 11:47:30 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
Example 1: a = 01xz, b = zx10
 (a === b) = 0
 (a !== b) = 1
 (a == b) = x
 (a!=b) = x
Example 2: a = 01zz, b = 0100
 (a === b) = 0
 (a !== b) = 1
(a == b) = x
(a != b) = x
Example 3: a = 01xz, b = 01xz
 (a === b) = 1
 (a !== b) = 0
 (a == b) = x
 (a != b) = x
Example 4: a = 01zz, b = 01zz
 (a === b) = 1
 (a !== b) = 0
 (a == b) = x
 (a!=b) = x
```

4. Verify the results by a program for the following "A's values".

A	!A
1'bx	
1'bz	
2'b1z	
2'b0z	
2'bxz	
3'bxxx	
3'b1xx	
3'b0xx	

```
1 module not_ops;
         reg [2:0] A; // Define A as 3-bit wide to accommodate all cases
         initial begin
             // Test cases
A = 1'bx;
            10
    11
    13
         end
    15 endmodule
         Share
 ⊕ Log
[2024-12-19 11:52:15 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
A = 00x, !A = x
A = 00z, !A = x
A = 01z, !A = 0
A = 00z, !A = x
A = 0xz, !A = x
A = xxx, !A = x
A = 1xx, !A = 0
A = 0xx, !A = x
```

5. Write a program to see what you will get for 1'bx && 2'bxz , 2'b0x \parallel 1'bz , 2'b00 && 2'b1z and 2'b0z \parallel 4'b01xz.

6. What are the results in the following operations and verify them by Verilog code?

~4'b01xz = ?	
4'b01xz & 4'bzx01 = ?	
4'b01xz 4'bzx01 = ?	
$4'b01xz ^4'bzx01 = ?$	
$4'b01xz ^{4} 4'bzx01 = ?$	
$4'b01xz \sim 2'bz1 = 4'b?$	
4'b01xz ^~ 2'bz1 = 2'b?	

```
1 module bitwise_ops;
                      reg [3:0] A, B; // 4-bit registers
reg [1:0] C; // 2-bit register
reg [3:0] extended_result; // Temporary variable for full-width results
reg [1:0] truncated_result; // Temporary variable for truncated results
                       initial begin
                                // Inputs
A = 4'b01xz;
B = 4'bzx01;
                                C = 2'bz1;
        12
13
14
15
16
17
18
19
20
21
22
                                // Perform bitwise operations and display results $display("~A = %b", ~A); $display("A & B = %b", A & B); $display("A | B = %b", A | B); $display("A \ B = %b", A \ B); $display("A \ B = %b", A \ B); $display("A \ C B = %b", A \ C B);
                                                                                                                                                         // ~4'b01xz
                                                                                                                                                         // 4'b01xz & 4'bzx01
// 4'b01xz | 4'bzx01
                                                                                                                                                         // 4'b01xz ^ 4'bzx01
// 4'b01xz ^~ 4'bzx01
                                // Compute extended and truncated results
extended_result = A \( \times \) (2 bloo, C;

truncated_result = extended_result[1:0];

// Truncate to 2 bits
Sdisplay("A \( \times \) C (4-bit result) = \( \times \),

// Full 4-bit result
Sdisplay("A \( \times \) C (2-bit result) = \( \times \),

// Truncated_result);

// Truncated_2-bit result
                                                                                                                                                         // Zero-extend C and perform XNOR
                       end
         26 endmodule
                    Share
[2024-12-19 12:03:37 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
A & B = 0 \times 0 \times
A \mid B = x1x1
A \wedge B = xxxx
A \sim B = xxxx
A \wedge\sim C (4-bit result) = 10xx
A   C (2-bit result) = xx
```

7. What are you going to get for "& 4'b01xz", "~| 4'b01xz", "^ 4'b01xz" and "~^ 4'b01xz".

```
1 module reduction_ops;
               reg [3:0] A;
                initial begin
                     A = 4'b01xz;
       6
                     // Perform reduction operations and display results
                     // refform reduction operate

$display("&A = %b", &A);

$display("~|A = %b", ~|A);

$display("^A = %b", ^A);

$display("~A = %b", ~^A);
                                                          // Reduction AND
// Reduction NOR
       8
       9
                                                             // Reduction XOR
// Reduction XNOR
      10
      11
               end
      12
      13 endmodule
 ⊕ Log

≪ Share

[2024-12-19 12:09:54 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
&A = 0
\sim |A| = 0
AA = x
~^A = x
Done
```

8. What are the new values after bit shifting for "4'b01xz << 1'bz" and "4'b01xz >>2'bxx"?

```
1 module shift_ops;
           reg [3:0] A;
reg [1:0] B;
            initial begin
     5
                A = 4'\bar{b}01xz;
                // Left shift with unknown amount
                $display("A << 1'bz = %b", A << 1'bz);
    10
                // Right shift with unknown amount
     11
                B = 2'bxx;
$display("A >> B = %b", A >> B);
    12
    13
    14
            end
    15 endmodule
    16
           Share
 ⊕ Log
[2024-12-19 12:11:38 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
A << 1'bz = xxxx
A \gg B = xxxx
```

Any shift operation with an indeterminate shift amount results in x for all bits.

```
9. In this expression A = B? 4'b1100 : 5'b11ZX0 and if B = 2'b1x, What is A(4-bit)
number)? How about B= 3'b1xz? Write a program to verify your answers.
       1 module conditional_expr;
             reg [3:0] A;
reg [1:0] B1;
reg [2:0] B2;
             initial begin
      6
                  // Case 1: B = 2'b1x
                 B1 = 2'b1x;

A = B1 ? 4'b1100 : 5'b11ZX0; // Truncate 5'b11ZX0 to 4 bits

$display("Case 1: B = %b, A = %b", B1, A);
      10
      11
                 // Case 2: B = 3'b1xz
B2 = 3'b1xz;
A = B2 ? 4'b1100 : 5'b11ZX0; // Truncate 5'b11ZX0 to 4 bits
$display("Case 2: B = %b, A = %b", B2, A);
     12
13
      14
      15
      16
             end
      17
        endmodule
      18
  ⊕ Log

< Share
</p>
 [2024-12-19 12:15:29 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out
Case 1: B = 1x, A = 1100
Case 2: B = 1xz, A = 1100
 Done
10. Complete the following Verilog modules and display the output strength. Explain
why.
         module testStrength1();
                                                // Data type declaration for a, b and y
                   buf (strong1, weak0) g1 (y, a)
                   buf(weak1, strong0) g2(y, b);
                   initial begin
                            a = 1:
                             b = 1:
```

```
1 module testStrength1();
                           // Declare inputs as registers
// Output is a wire to be driven by the buffers
            reg a, b;
           wire y;
            // Buffers with strength modifiers
           buf (strong1, weak0) g1 (y, a);
           buf (weak1, strong0) g2 (y, b);
           initial begin
                a = 1; // Strong 1 from a
    10
                b = 1; // Weak 1 from b
    11
                #1; // Allow signals to resolve
$display("y = %b, a = %b, b = %b", y, a, b);
    12
    13
    14
    15 endmodule
    16
           Share
Log
```

[2024-12-19 12:26:32 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out y = 1, a = 1, b = 1 Done


EXPLANATION OF RESULTS

Buffers with Strengths: o a drives y with strong 1. o b drives y with weak 1. Conflict Resolution • When multiple drivers control y, the stronger signal dominates. o a's strong 1 overrides b's weak 1. Output Summary: o y = 1 (strong driver from a), a = 1, b = 1. *module testStrength2();* // Data type declaration for a, b and y bufif0 (strong1, weak0) g1 (y, i1, ctrl); bufif0 (strong1, weak0) g2 (y, i2, ctrl); initial begin ctrl = x; i1 = 0;i1 = 1: display("y = ...");end endmodule 1 module testStrength2(); reg ctrl, i1, i2; // Inputs and control signal wire y; // Output is a wire // Tristate buffers with strength modifiers bufif0 (strong1, weak0) g1 (y, i1, ctrl); bufif0 (strong1, weak0) g2 (y, i2, ctrl); initial begin ctrl = 1'bx; // Control is unknown 10 i1 = 0;// First input is 0 11 i2 = 1; // Second input is 1 12 // Allow signals to resolve 13 #1: \$display("y = %b, ctrl = %b, i1 = %b, i2 = %b", y, ctrl, i1, i2); 14 end 16 endmodule Share [2024-12-19 12:21:13 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out y = x, ctrl = x, i1 = 0, i2 = 1

EXPLANATION OF RESULTS

- Control Signal (ctrl = x): An unknown ctrl makes the tri-state buffers' behavior ambiguous, resulting in indeterminate output (x).
- Buffer Behavior: With ctrl = x, Verilog cannot decide between driving (0) or disabling (z), leaving y unresolved.
- Inputs (i1 = 0, i2 = 1):
 - o Defined inputs cannot influence y when ctrl is indeterminate.
- Output (y = x):
 - The unresolved control signal propagates as an indeterminate output (x).

11. Design Verilog program for 4 to 1 mux in gate level and write the testbench to verify.



```
module fourOneMuxTB;
                                                                                                                                                                                          // Input 0
// Input 1
// Input 2
// Input 3
                                                                                                                                                                                          // Select line 0
// Select line 1
// Output
                    // Internal wires
                                                                                                                                                            wire not_s0, not_s1;
wire y0, y1, y2, y3;
                                                                                                                                                            // Generate inverted select lines
                            .out_o(out)
                                                                                                                                                            not u1(not_s0, s0_i);
not u2(not_s1, s1_i);
                                                                                                                                              // AND gates for each input and gO(yO, iO_i, not_s1, not_s0); // yO = iO & ~s1 & ~s0 and g1(y1, i1_i, not_s1, s0_i); // y1 = i1 & ~s1 & s0
                   // Testberch logic
initial begin
// Display header
Sdisplay("s1 s0 | i3 i2 i1 i0 | out");
          // Apply test cases
{13, 12, 11, 10} = 4"b1000; {s1, s0} = 2"b00;
#10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
f10; $display("%b %b | %b | %b", s1, s0, {i3, i2, i1, i0}, out);
                                                                                                                                                   and g2(y2, i2_i, s1_i, not_s0); // y2 = i2 & s1 & ~s0
                                                                                                                                                   and g3(y3, i3_i, s1_i, s0_i);
s1 & s0
                                                                                                                                                                                                                           // y3 = i3 &
                                                                                                                                                   // OR gate to combine outputs
or g4(out_o, y0, y1, y2, y3);
| y1 | y2 | y3
                                                                                                                                                                                                                               // out_o = y0
                                                                                                                                              29 endmodule
           i1, i0}, out);
                           $finish;
           endmodule
 s1 s0 | i3 i2 i1 i0 | out
0 0 | 1000 | 0
                 1000
0 1 |
                                   0
1 0 | 1000
                                  0
1 1 | 1000 |
testbench.sv:31: $finish called at 40 (1s)
```

12. Write nor gate Verilog module using switch devices and testbench to verify it.

