



San Francisco Bay University

EE461 Digital Design and HDL Week#8 UART Design

1. Lab Outlines

- Introduction to UART
- Transmitter Design
- Receiver Design


2. Lab Procedures

I. Introduction:

UART: Universal asynchronous receiver/transmitter. UARTs are commonly used in conjunction with communication standards such as EIA_RS-232, RS-422 or RS-485. Bit0-bit7 are ASCII code and “Parity” is for error check. UART will add “start” and “stop” bits to for communication with outside device.

Stop Bit	Parity Bit	Data Bit 6	Data Bit 5	Data Bit 4	Data Bit 3	Data Bit 2	Data Bit 1	Data Bit 0	Start Bit
----------	------------	------------	------------	------------	------------	------------	------------	------------	-----------

II. UART Architecture:




III. UART Transmitter Design

- UART Transmitter Signals:

- Input signals:
 - 1) **Byte_ready** from host computer is to indicate that the data in the bus is valid
 - 2) **Load_XMT_datareg** from host computer is to tell UART to load data in the bus
 - 3) **T_byte** from host computer is to ask UART to send data out.
 - 4) **Data** in the Bus
 - 5) **Reset** in UART
 - 6) **Clock** in UART
- Output signals:
 - 1) **SeriesOut**

- FSM's Algorithm diagram in Transmitter



- Transmitter Verilog Code:


```

module UARTTx();
    declare variables;
    declare parameters for FSM;
    //FSM: Synchronous Sequential block & Combinational block
    always@(posedge clk)begin
        ... ..
    end
    always@(*)begin
        ... ..
    end
    //Implementation
    always@(posedge clk)begin
        ... ..
    end
endmodule

```


IV. UART Receiver Design


Data received by UART doesn't include clock signal. UART will use a higher frequency clock to sample each bit for input data. Usually, sampling frequency in receiver is 8 times frequency of input data.




- Input signals
 - 1) **notReady** from host computer is to indicate that host is not ready to receive.
 - 2) **serialIn** from outside device
 - 3) **sampleClk** is 8 times frequency of transmitter clk
 - 4) **rst**
- Output signals
 - 1) **dataOut** is to send to host computer
 - 2) **askReady** is to ask if host computer is ready to receive or not
 - 3) **err1** is to indicate the host is not ready to receive
 - 4) **err2** is to send to outside device to indicate the missing stop bit

- FSM's algorithm diagram







- Receiver Verilog Code


```

module UARTTx();
  declare variables;
  declare parameters for FSM;
  //FSM: Synchronous Sequential block & Combinational block
  always@(posedge clk)begin
    ... ..
  end
  always@(*)begin
    ... ..
  end
  //Implementation
  always@(posedge clk)begin
    ... ..
  end
endmodule

```

V. Clock Generator

In UART architecture diagram, there is clock generator block to output two clock signals sampleClk and Clk with the different frequencies, namely that sampleClk is 8 times of Clk. Assuming systemClk is 8MHz, design this block based on baud rate in the following table.



selBaud	sampleClk	Clk
000	307,696	38462
001	153,838	19231
010	76,920	9615
011	38,464	4808
100	18,232	2404
101	9,616	1202
110	4,808	601
111	2,404	300.5

```

module Div13(
    sysClk,
    rst_i,
    sysClkDiv13_o

```



```

);
    input sysClk;
    input rst_i;
    output sysClkDiv13_o;

    reg[3:0] cnt_r;

    assign sysClkDiv13_o = cnt_r[3];
    // wire Clk1 = (cnt_r == 12);
    // wire Clk2 = (cnt_r > 6);
    always@(posedge sysClk)begin
        if(rst_i)begin
            cnt_r <=4'b0000;
        end
        else if(cnt_r==4'd12)begin
            cnt_r <=4'd0;
        end
        else begin
            cnt_r <= cnt_r + 1;
        end
    end
endmodule

```

VI. Exercises

Complete UART receiver and transmitter RTL design modules and verify them in the testbenches.

The image shows a Verilog IDE with two files open: `testbench.sv` and `design.sv`. The `testbench.sv` file contains a testbench for a UART integration, including a module definition, signal declarations, and a main test loop. The `design.sv` file contains the implementation of the UART transmitter and receiver modules. The testbench includes a dumpfile command to save the waveform to `waveform.vcd`. The test loop includes a wait for `rx_ready` and a check for `rx_data_out` to ensure data is received correctly. The testbench also includes a `$finish` statement and a `$display` statement to report the test results.

```

1 `timescale 1ns/1ps
2
3 module UART_Integration_tb;
4   reg sys_clk, reset, byteReady;
5   reg [7:0] tx_data_in;
6   wire tx_serialOut, tx_ready;
7
8   wire [7:0] rx_data_out;
9   wire rx_ready, rx_error;
10
11   UART_Transmitter transmitter (
12     .sys_clk(sys_clk),
13     .reset(reset),
14     .data_in(tx_data_in),
15     .byteReady(byteReady),
16     .serialOut(tx_serialOut),
17     .ready(tx_ready)
18   );
19
20   UART_Receiver receiver (
21     .sys_clk(sys_clk),
22     .reset(reset),
23     .serialIn(tx_serialOut),
24     .data_out(rx_data_out),
25     .ready(rx_ready),
26     .error(rx_error)
27   );
28
29   always #5 sys_clk = ~sys_clk;
30
31   initial begin
32     $dumpfile("waveform.vcd");
33     $dumpvars(0, UART_Integration_tb);
34
35     sys_clk = 0;
36     reset = 1;
37     byteReady = 0;
38     tx_data_in = 8'hA5;
39
40     #20 reset = 0;
41
42     #10 byteReady = 1;
43     #10 byteReady = 0;
44
45     wait (rx_ready);
46
47     if (rx_data_out == tx_data_in) begin
48       $display("Test Passed: Data received
49 correctly - %h", rx_data_out);
50     end else begin
51       $display("Test Failed: Expected %h but
52 got %h", tx_data_in, rx_data_out);
53     end
54
55     #100 $finish;
56   end
57 endmodule

```

```

1 `timescale 1ns/1ps
2
3 // UART Transmitter
4 module UART_Transmitter (
5   input wire sys_clk,
6   input wire reset,
7   input wire [7:0] data_in,
8   input wire byteReady,
9   output reg serialOut,
10  output reg ready
11);
12
13 typedef enum logic [2:0] {IDLE, LOAD, START, SEND, STOP} state_t;
14 state_t state;
15 reg [8:0] shiftReg; // Start + 8 Data + Stop
16 reg [3:0] bitCnt;
17
18 always @(posedge sys_clk or posedge reset) begin
19   if (reset) begin
20     state <= IDLE;
21     serialOut <= 1;
22     ready <= 1;
23     bitCnt <= 0;
24   end else begin
25     case (state)
26       IDLE: if (byteReady) begin state <= LOAD; ready <= 0; end
27       LOAD: begin shiftReg <= {1'b1, data_in, 1'b0}; state <= START; end
28       START: begin serialOut <= shiftReg[0]; shiftReg <= shiftReg >> 1; state <= SEND; bitCnt <= 1; end
29       SEND: begin
30         serialOut <= shiftReg[0];
31         shiftReg <= shiftReg >> 1;
32         bitCnt <= bitCnt + 1;
33         if (bitCnt == 8) state <= STOP;
34       end
35       STOP: begin serialOut <= 1; ready <= 1; state <= IDLE; end
36       default: state <= IDLE;
37     endcase
38   end
39 end
40 endmodule
41
42 // UART Receiver
43 module UART_Receiver (
44   input wire sys_clk,
45   input wire reset,
46   input wire serialIn,
47   output reg [7:0] data_out,
48   output reg ready,
49   output reg error
50);
51
52 typedef enum logic [2:0] {IDLE, START, RECEIVE, STOP, ERROR} state_t;
53 state_t state;
54 reg [3:0] sampleCnt;
55 reg [2:0] bitCnt;
56 reg [7:0] shiftReg;
57
58 parameter SAMPLE_POINT = 7;
59
60 always @(posedge sys_clk or posedge reset) begin
61   if (reset) begin

```

Log: [2024-12-19 19:21:53 UTC] iverilog -Wall -p2012 design.sv testbench.sv && urbuffer vvp a.out
VCD info: dumpfile waveform.vcd opened for output.
Execution interrupted or reached maximum runtime.
Exit code expected: 0, received: 137
Done