



San Francisco Bay University

EE461 Digital Design and HDL Week#5 Sequential Logic

1. Lab Outlines:

1. DFF & Latch modeling in Verilog
2. Sequential logic feedback
3. Not glue logic in the top level
4. Race condition again
5. Exercises

2. Lab Procedures

I. DFF & Latch modeling in Verilog

```

`timescale 1ns/100ps
module xor3(input D_i, clock_i, output Q_o);
    reg Q_o;


    always@(clock_i or D_i)
        if (clock_i) Q_o<=D_i;
endmodule

`timescale 1ns/100ps
module xor3 (input a_i, b_i, c_i, clock_i, output Q_o);
    reg Q_o;

    always@(posedge clock_i)
        if (a_i) Q_o<= c_i;
        else Q_o<= b_i;
endmodule

```

II. Sequential logic feedback



```

/* If latch is high, value will get 'in'; if dec is high and zero
isn't 0, value is to decrease 1; if value is 0, zero is set to 1.
*/
module counter (clock, in, latch, dec, zero);
    input clock;          /* clock */
    input [3:0] in;       /* starting count */
    input latch;          /* latch 'in' when high */
    input dec;            /* decrement count when dec high */
    output zero;          /* high when count down to zero */

    reg [3:0] value;      /* current count value */

    always@(posedge clock) begin
        if (latch) value <= in;
        else if (dec && !zero) value <= value - 1'b1;
    end
endmodule

```

```

        assign zero = (value == 4'b0);
    endmodule /* counter */

```

III. Not glue logic in the top level

- Generally, it is a good idea to only implement logic in the leaf cells of a hierarchical design, and not at a higher level.


<pre> module good(A,B,C); good_leaf u1(A,B); good_leaf u2(A,C); endmodule </pre>	NOT	<pre> module bad(A,B,C); assign D=C&D; good_leaf u1(A,B); good_leaf u2(A,C); endmodule </pre>
--	------------	---

IV. Race condition Again

- Guideline 1: When modeling sequential logic, use nonblocking assignments.
- Guideline 2: When modeling combinational logic with an "always" block, use blocking assignments.
- Guideline 3: Do not mix blocking and nonblocking assignments in the same "always" block.
- Guideline 4: Do not make assignments to the same variable from more than one "always" block.
- Guideline 5: Do not make assignments using #0 delays.

V Exercises

- Convert the following circuit into Verilog module and write the testbench to verify the design.



```

1 module counterckt_tb;
2   reg [3:0] NumberIn; // Input for 4-bit
3   reg start, clock; // Start signal
4   and clock;
5   wire [7:0] Count; // 8-bit counter
6   output
7   wire Overflow; // Overflow flag
8
9   // Instantiate the counter module
10  counterckt uut (
11    .NumberIn(NumberIn),
12    .start(start),
13    .clock(clock),
14    .Count(Count),
15    .Overflow(Overflow)
16  );
17
18  // Clock generation: Toggle every 5
19  time units
20  always begin
21    #5 clock = ~clock;
22  end
23
24  initial begin
25    // Initialize signals
26    clock = 0;
27    start = 0;
28    NumberIn = 4'b0000;
29
30    // Display signal values
31    $monitor($time, " NumberIn=%b,
32    start=%b, Count=%b, Overflow=%b", NumberIn,
33    start, Count, Overflow);
34
35    // Test Case 1: Initialize with

```

```

1 module counterckt (
2   input wire [3:0] NumberIn, // 4-bit input
3   input wire start, clock, // Start and clock signals
4   output reg [7:0] Count, // 8-bit counter
5   output reg Overflow // Overflow flag
6 );
7
8   wire Cout; // Carry-out signal
9
10  // AND gate for Cout calculation
11  assign Cout = &NumberIn; // Logical AND of all bits in
12  NumberIn
13
14  always @(posedge clock) begin
15    if (start) begin
16      // If start is high, initialize Count and Overflow
17      Count <= {4'b0000, NumberIn}; // Concatenate 4 zeros
18    end else if (Cout) begin
19      // If Cout is high, set Overflow and reset Count
20      Overflow <= 1;
21      Count <= 8'b0;
22    end else begin
23      // Increment Count otherwise
24      Count <= Count + 1;
25    end
26  end
27 endmodule

```

Log

Share

[2024-12-19 17:40:48 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && urbuffer vvp a.out

```

0 NumberIn=0000, start=0, Count=xxxxxxxx, Overflow=x
10 NumberIn=0100, start=1, Count=xxxxxxxx, Overflow=x
15 NumberIn=0100, start=1, Count=00000100, Overflow=0
20 NumberIn=0100, start=0, Count=00000100, Overflow=0
25 NumberIn=0100, start=0, Count=00000101, Overflow=0
35 NumberIn=0100, start=0, Count=00000110, Overflow=0
45 NumberIn=0100, start=0, Count=00000111, Overflow=0
55 NumberIn=0100, start=0, Count=00001000, Overflow=0
65 NumberIn=0100, start=0, Count=00001001, Overflow=0
75 NumberIn=0100, start=0, Count=00001010, Overflow=0
85 NumberIn=0100, start=0, Count=00001011, Overflow=0
95 NumberIn=0100, start=0, Count=00001100, Overflow=0
105 NumberIn=0100, start=0, Count=00001101, Overflow=0
115 NumberIn=0100, start=0, Count=00001110, Overflow=0
125 NumberIn=0100, start=0, Count=00001111, Overflow=0
130 NumberIn=1111, start=1, Count=00001111, Overflow=0
140 NumberIn=1111, start=0, Count=00001111, Overflow=0
145 NumberIn=1111, start=0, Count=00000000, Overflow=1

```

testbench.sv:43: \$finish called at 190 (1s)

Done

- What does logic statement specify for the hardware in the module?

```

`timescale 1ns/100ps
module xor3 (input B_i, D_i, sel_i, clock, output E_o);
    reg E_o;

    always@(posedge clock) begin
        case(sel_i)
            0: E_o <= D_i + B_i;
            1: E_o <= B_i;
        endcase
    end
endmodule

```

```

1 `timescale 1ns/100ps
2 module xor3_tb;
3     reg B_i, D_i, sel_i, clock; // Declare
4     inputs
5     wire E_o; // Declare
6     output
7
8     // Instantiate the xor3 module
9     xor3 uut (
10         .B_i(B_i),
11         .D_i(D_i),
12         .sel_i(sel_i),
13         .clock(clock),
14         .E_o(E_o)
15     );
16
17     // Generate a clock signal (toggle
18     every 5 time units)
19     always begin
20         #5 clock = ~clock;
21     end
22
23     initial begin
24         // Initialize signals
25         clock = 0;
26         B_i = 0;
27         D_i = 0;
28         sel_i = 0;
29
30         // Monitor the signals
31         $monitor($time, " B_i=%b, D_i=%b,
32         sel_i=%b, clock=%b, E_o=%b", B_i, D_i,
33         sel_i, clock, E_o);
34
35         // Test Case 1: sel_i = 0, D_i +
36         B_i = 0

```

[2024-12-19 17:30:04 UTC] iverilog '-Wall' '-g2012' design.v testbench.v && unbuffer vvp a.out

```

0 B_i=0, D_i=0, sel_i=0, clock=0, E_o=x
5 B_i=0, D_i=0, sel_i=0, clock=1, E_o=0
10 B_i=0, D_i=0, sel_i=0, clock=0, E_o=0
15 B_i=0, D_i=0, sel_i=0, clock=1, E_o=0
20 B_i=1, D_i=0, sel_i=0, clock=0, E_o=0
25 B_i=1, D_i=0, sel_i=0, clock=1, E_o=1
30 B_i=1, D_i=1, sel_i=0, clock=0, E_o=1
35 B_i=1, D_i=1, sel_i=0, clock=1, E_o=0
40 B_i=0, D_i=1, sel_i=1, clock=0, E_o=0
45 B_i=0, D_i=1, sel_i=1, clock=1, E_o=0
50 B_i=1, D_i=0, sel_i=1, clock=0, E_o=0
55 B_i=1, D_i=0, sel_i=1, clock=1, E_o=1
60 B_i=1, D_i=0, sel_i=1, clock=0, E_o=1
65 B_i=1, D_i=0, sel_i=1, clock=1, E_o=1
70 B_i=1, D_i=0, sel_i=1, clock=0, E_o=1
75 B_i=1, D_i=0, sel_i=1, clock=1, E_o=1
80 B_i=1, D_i=0, sel_i=1, clock=0, E_o=1
85 B_i=1, D_i=0, sel_i=1, clock=1, E_o=1
90 B_i=1, D_i=0, sel_i=1, clock=0, E_o=1
95 B_i=1, D_i=0, sel_i=1, clock=1, E_o=1
testbench.v:40: $finish called at 1000 (100ps)
100 B_i=1, D_i=0, sel_i=1, clock=0, E_o=1

```

Done

The logic specifies a multiplexer-based sequential circuit with a 1-bit full adder. The `sel_i` signal determines whether the output is the sum of `D_i` and `B_i` or simply `B_i`. It has the following

hardware components:

- 1-bit Full Adder: For the $D_i + B_i$ operation.
- 2-to-1 Multiplexer: To choose between $D_i + B_i$ and B_i .
- Flip-Flop: To store the value of E_o and ensure it updates on the rising clock edge.

- Modify design in **Lab Procedures II** so it is decremented by *two*, and then stops, setting zero flag high, when it reaches 0000 or 0001. After that, verify the design in the testbench.

```

1 module counter_tb;
2   reg clock;           // Clock
3   signal
4   reg [3:0] in;         // Starting
5   count
6   reg latch, dec;       // Latch and
7   decrement control signals
8   wire zero;           // Zero flag
9   output
10
11   // Instantiate the counter module
12   counter uut (
13     .clock(clock),
14     .in(in),
15     .latch(latch),
16     .dec(dec),
17     .zero(zero)
18   );
19
20   // Clock generation: Toggle every 5
21   time units
22   always begin
23     #5 clock = ~clock;
24   end
25
26   initial begin
27     // Initialize signals
28     clock = 0;
29     latch = 0;
30     dec = 0;
31     in = 4'b0000;
32
33     // Monitor the signals
34     $monitor($time, " latch=%b, dec=%b,
35     in=%b, value=%b, zero=%b", latch, dec, in,
36     uut.value, zero);
37
38     // Test Case 1: Load initial value
39     and decrement by 2
40     #10 latch = 1; in = 4'b1010; //
41     Load value 10
42     #10 latch = 0; dec = 1; //
43     Start decrementing
44
45   end
46
47 endmodule
48
49
50 module counter (
51   input clock,           // Clock signal
52   input [3:0] in,        // Starting count (4-bit input)
53   input latch,           // Latch 'in' when high
54   input dec,             // Decrement count when high
55   output zero            // High when count is 0 or 1
56 );
57   reg [3:0] value;       // Current count value
58
59   always @(posedge clock) begin
60     if (latch)
61       value <= in;       // Load the input value
62   when latch is high
63   else if (dec && !zero) begin // Decrement by 2 if zero
64     flag is not set
65     if (value > 2)
66       value <= value - 2;
67     else
68       value <= 4'b0000; // Ensure the counter
69     stops at 0 or 1
70   end
71   end
72
73   // Set the zero flag when the count is 0000 or 0001
74   assign zero = (value == 4'b0000 || value == 4'b0001);
75 endmodule
76
77
78 [2024-12-19 17:43:55 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
79
80 0 latch=0, dec=0, in=0000, value=xxxx, zero=x
81 10 latch=1, dec=0, in=1010, value=xxxx, zero=x
82 15 latch=1, dec=0, in=1010, value=1010, zero=0
83 20 latch=0, dec=1, in=1010, value=1010, zero=0
84 25 latch=0, dec=1, in=1010, value=1000, zero=0
85 35 latch=0, dec=1, in=1010, value=0110, zero=0
86 45 latch=0, dec=1, in=1010, value=0100, zero=0
87 55 latch=0, dec=1, in=1010, value=0010, zero=0
88 65 latch=0, dec=1, in=1010, value=0000, zero=1
89 130 latch=1, dec=1, in=0110, value=0000, zero=1
90 135 latch=1, dec=1, in=0110, value=0110, zero=0
91 140 latch=0, dec=1, in=0110, value=0110, zero=0
92 145 latch=0, dec=1, in=0110, value=0100, zero=0
93 155 latch=0, dec=1, in=0110, value=0010, zero=0
94 165 latch=0, dec=1, in=0110, value=0000, zero=1
95
96 testbench.sv:43: $finish called at 240 (1s)
97
98 Done

```

MODULE

```

module counter (
    input clock,           // Clock signal
    input [3:0] in,        // Starting count (4-bit input)
    input latch,           // Latch 'in' when high
    input dec,             // Decrement count when high
    output zero            // High when count is 0 or 1
);
    reg [3:0] value;       // Current count value

    always @(posedge clock) begin
        if (latch)
            value <= in;    // Load the input value when latch
is high
        else if (dec && !zero) begin // Decrement by 2 if zero flag is
not set
            if (value > 2)
                value <= value - 2;
            else
                value <= 4'b0000; // Ensure the counter stops at 0
or 1
        end
    end

    // Set the zero flag when the count is 0000 or 0001
    assign zero = (value == 4'b0000 || value == 4'b0001);
endmodule

```

TESTBENCH

```

module counter_tb;
    reg clock;           // Clock signal
    reg [3:0] in;        // Starting count
    reg latch, dec;      // Latch and decrement control signals
    wire zero;           // Zero flag output

    // Instantiate the counter module
    counter uut (
        .clock(clock),
        .in(in),
        .latch(latch),
        .dec(dec),
        .zero(zero)
    );

    // Clock generation: Toggle every 5 time units
    always begin
        #5 clock = ~clock;
    end

    initial begin
        // Initialize signals
        clock = 0;
        latch = 0;
        dec = 0;
        in = 4'b0000;

        // Monitor the signals
    end
endmodule

```

```
$monitor($time, " latch=%b, dec=%b, in=%b, value=%b, zero=%b",
latch, dec, in, uut.value, zero);

// Test Case 1: Load initial value and decrement by 2
#10 latch = 1; in = 4'b1010;    // Load value 10
#10 latch = 0; dec = 1;         // Start decrementing

// Test Case 2: Decrement to 0 or 1
#100;                          // Let it decrement by 2 each
clock cycle

// Test Case 3: Reload value
#10 latch = 1; in = 4'b0110;    // Load value 6
#10 latch = 0; dec = 1;         // Start decrementing again

// End simulation
#100 $finish;
end
endmodule
```