


## San Francisco Bay University EE461L - Digital Design and HDL Lab Quiz #1

Student Name: Anika Haque Student ID: 20283

1. Design the module for a combinational gate by using MOS primitives based on the following logic expression, and then write the testbench to verify it.

$$out = a(b+c)$$

a. Draw the circuit schematic in cmos and pmos first.



b. Write the Verilog module according to the above circuit.

```
wire temp; // Intermediate signal for the NMOS network in the
AND gate

// PMOS Network: Pulls out high (1) when a = 0 or or_result = 0
pmos n3(out, 1'b0, a); // Pull up if a = 0
pmos n4(out, 1'b0, or_result); // Pull up if or_result = 0

// NMOS Network: Pulls out low (0) when both a = 1 and or_result
= 1
nmos p3(temp, 1'b1, a); // Pull down temp if a = 1
nmos p4(out, temp, or_result); // Pull down output if temp = 0
and or_result = 1
endmodule
```

## c. Create the testbench to verify it and show the waveforms.


## **Testbench**

```
module full circuit tb;
                        wire out;
                                                                                                                                                  // Final output from the AND gate
                         // Instantiate the full circuit
                          full circuit uut (
                                                .out(out),
                                                 .a(a),
                                                  .b(b),
                                                 .c(c)
                          );
                          // Initial block for stimuli and waveform
                         initial begin
                                                 $dumpfile("waveform.vcd");
                                                 $dumpvars(0, full circuit tb);
                                                 // Monitor the intermediate OR gate result and final AND
gate result
                                                  monitor("Time = %0t | a = %b, b = %b, c = %b | or result
 = %b | out = %b",
                                                                                                          $time, a, b, c, uut.or result, out);
                                                 // Test cases
                                                 a = 0; b = 0; c = 0; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#
                                                 a = 0; b = 0; c = 1; \#10; // Expect or result = 1, out = 0
                                                 a = 0; b = 1; c = 0; #10; // Expect or result = 1, out = 0
                                                 a = 0; b = 1; c = 1; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#
                                                 a = 1; b = 0; c = 0; #10; // Expect or result = 0, out = 0
                                                 a = 1; b = 0; c = 1; \#10; // Expect or result = 1, out = 1
                                                 a = 1; b = 1; c = 0; #10; // Expect or result = 1, out = 1
                                                 a = 1; b = 1; c = 1; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#10; \#
```

```
$finish;
end
```

endmodule

**Simulation Output** 



## Waveform

