

# San Francisco Bay University EE461 Digital Design and HDL

# **Week#2 Verilog Language Concepts**

### 1. Lab Outlines:

- 1. Lexical Convention
- 2. Operator
- 3. Exercises

### 2. Lab Procedures

```
I. Lexical Convention
```

```
- // single line comments; /**/ multi line comments
```

- Case sensitive
- Identifier: (a-z, A-Z, )+(a-z, A-Z, 0-9, , \$)
  - a. Number:
    - Integer 4 bytes: 6'b10 0011; 8'hAA; 1, 8'bx
    - Real Number: 12; 0.6; 3.5E6
    - signed & unsigned #: 32'hDEAD BEEF; -14'h1234

#### b. Modules

- Example code module ModuleName (

```
input wire [7:0] a i,
                        input wire b i
                        output reg c o;
            );
endmodule
                    Module connection
module OneBitFA1TB;
           reg
                    a_r;
           reg b_r;
reg ci_r;
            wire
                   sum_w;
            wire
                   co_w;
            oneBitFA1
                            uOneBitFA1(
                                        .a i(a r),
                                        .b_i(b_r),
                                        .ci i(ci r),
                                        .sum o(sum w),
                                        .co o(co w)
                              );
            initial begin
                   ... ...
            end
```

- Hierarchical Identifiers

endmodule

```
//-----
`include "addbit.v"
module adder hier (
                        result o,
                                   // Output of the
                                    // adder
                        carry o, // Carry output of
                                   // adder
                       r1_i, // First input
r2_i, // Second input
ci_i // Carry input
                  );
      // Input Port Declarations
     input [3:0] r1_i
      input
              [3:0] r2 i
      input
                      ci i
      // Output Port Declarations
      output [3:0] result o
      output carry o
     // Port Wires
      wire [3:0] r1_i
              [3:0] r2_i
ci_i
      wire
      wire
     wire [3:0] result_o wire carry_o
     // Internal variables
     wire
                       c1 w
                        c2 w
      wire
                        __..
c3_w
      wire
     // Code Starts Here
      addbit u0 (r1 i[0],r2 i[0],ci i,result o[0],c1 w);
      addbit u1 (r1_i[1],r2_i[1],c1_w,result_o[1],c2_w);
addbit u2 (r1_i[2],r2_i[2],c2_w,result_o[2],c3_w);
   addbit u3 (r1 i[3],r2 i[3],c3 w,result o[3],carry o);
endmodule // End Of Module adder
module tb();
      reg [3:0] r1 r,r2 r;
      reg ci r;
      wire [3:0] result w;
      wire carry w;
      // Drive the inputs
      initial begin
           r1_r = 0;
r2_r = 0;
ci_r = 0;
            #10 r1_r = 10;
            #10 r2_r = 2;
#10 ci_r = 1;
            #10 $\frac{1}{3} \text{splay}("+----+");
            $finish;
      end
      // Connect the lower module
      adder_hier U (result_w,carry_w,r1_r,r2_r,ci_r);
      // Hier demo here
```

```
initial begin
           $display("+----+");
$display("|r1|r2|ci|u0.sum|u1.sum| u2.sum | u3.sum |");
           $display("+----+");
           $monitor("| %h| %h| %h| %h| %h| %h| %h| ",r1,r2,ci,
tb.U.u0.sum, tb.U.u1.sum, tb.U.u2.sum, tb.U.u3.sum);
     end
endmodule
- Data types:
     1. reg: lhs of assignment in always/initial block
     2. wire: lhs of assignment in "assign block"
- String:
     \n; \t; \\, \", \%(percent character), \ddd (A character
     specified in 1-3 octal digits (0 \le d \le 7)
module strings();
// Declare a register variable that is 21 bytes
     reg [8*21:0] string;
     initial begin
           string = "This is sample string";
           $display ("%s \n", string);
     end
endmodule
```

## **II Operator**

```
Arithmetic Operators: +, - */, % rational operator: a > b, a < b, a > = b, a < = b equality operator: a = b, a! = b, a! = = b, a! = = b logic operator: !, &&, || bitwise operator: \sim, (& or \sim&), (| or \sim|), ^, (\sim^/\sim) shift operator: <<, >> concatenation operator {n\{m\}} conditional operator cond_{expr}? true_{expr}: false_{expr}
```

## - Example Code:

```
module ReductionOperators();
initial begin

// Bit Wise AND reduction
$display (" & 4'b1001 = %b", (& 4'b1001));
$display (" & 4'bx111 = %b", (& 4'bx111));
$display (" & 4'bz111 = %b", (& 4'bz111));

// Bit Wise NAND reduction
$display (" ~& 4'b1001 = %b", (~& 4'b1001));
$display (" ~& 4'bx001 = %b", (~& 4'bx001));
$display (" ~& 4'bz001 = %b", (~& 4'bz001));

// Bit Wise OR reduction
$display (" | 4'b1001 = %b", (| 4'b1001));
$display (" | 4'b1001 = %b", (| 4'b1001));
$display (" | 4'b1001 = %b", (| 4'b1001));
$display (" | 4'b2000 = %b", (| 4'b2000));
$display (" | 4'bz000 = %b", (| 4'bz000));

#10 $finish;
end
```

endmodule

```
module ShiftOperators();
   initial begin
      // Left Shift
      $display (" 4'b1001 << 1 = %b", (4'b1001 << 1));
      $display (" 4'b10x1 << 1 = %b", (4'b10x1 << 1));
      $display (" 4'b10z1 << 1 = %b", (4'b10z1 << 1));
      // Right Shift
      $display (" 4'b1001 >> 1 = %b", (4'b1001 >> 1));
      $display (" 4'b10x1 >> 1 = %b", (4'b10x1 >> 1));
      $display (" 4'b10z1 >> 1 = $b", (4'b10z1 >> 1));
      #10 $finish;
    end
endmodule
module ConcatenationOperator();
      initial begin
      // concatenation
           $display (" {4'b1001,4'b10x1} = %b",{4'b1001,4'b10x1});
            #10 $finish;
      end
endmodule
module ReplicationOperator();
   initial begin
      // replication
      $display (" {4{4'b1001}} = %b", {4{4'b1001}});
      // replication and concatenation
      $display (" {4{4'b1001,1'bz}} = %b", {4{4'b1001,1'bz}});
      #10 $finish;
      end
endmodule
```

## **III Exercises**

 Run module ReductionOperators, ShiftOperators, ConcatenationOperator and ReplicationOperator

```
module ReductionOperators();
                   initial begin
                                       \frac{1001}{4} = \frac{600}{1001} = \frac{600}{1001}; // Bitwise AND reduction
                                       \frac{1001}{\text{c}} = \frac{1001}{\text{c}
                                       #10 $finish;
                   end
 endmodule
                                          module ReductionOperators();
                                                                             initial begin
                                                                                                   %display("& 4'b1001 = %b", (&4'b1001)); // Bitwise AND reduction

$display("~& 4'b1001 = %b", (~&4'b1001)); // Bitwise NAND reduction
                                                                                                    #10 $finish;
                                                                          end
                                                   endmodule

Share

        [2024-12-16 15:27:21 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
      & 4'b1001 = 0
      ~& 4'b1001 = 1
      design.sv:5: $finish called at 10 (1s)
```

```
Anika Haque, 20283
module ShiftOperators();
  initial begin
     \frac{1}{4}b1001 << 1 = \frac{6}{1001}, \frac{4}{1001}
     \frac{1}{2} \sin(4b1001) >> 1 = \frac{6}{2} i, (4b1001) >> 1); // Right Shift
     #10 $finish;
  end
endmodule
         module ShiftOperators();
             initial begin
                $display("4'b1001 << 1 = %b", (4'b1001 << 1)); // Left Shift
$display("4'b1001 >> 1 = %b", (4'b1001 >> 1)); // Right Shift
                #10 $finish;
            end
        endmodule

≪Share

  ⊕ Log
  [2024-12-16 15:31:27 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
 4'b1001 << 1 = 0010
 4'b1001 >> 1 = 0100
 design.sv:5: $finish called at 10 (1s)
module ConcatenationOperator();
  initial begin
     display("{4'b1001, 4'b0101} = \%b", {4'b1001, 4'b0101}); // Concatenation
     #10 $finish;
  end
endmodule
module ReplicationOperator();
  initial begin
     display("{4{4'b1001}} = \%b", {4{4'b1001}}); // Replication
     #10 $finish;
  end
endmodule
        module ConcatenationOperator();
                $display("{4'b1001, 4'b0101} = %b", {4'b1001, 4'b0101}); // Concatenation
#10 $finish;
            end
      6 endmodule
      8 module ReplicationOperator();
            initial begin

$display("{4{4'b1001}} = %b", {4{4'b1001}}); // Replication
     10
            #10 $finish;
end
      13 endmodule
  ⊕ Log

Share

 [2024-12-16 15:33:18 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
 {4'b1001, 4'b0101} = 10010101
 {4{4'b1001}} = 1001100110011001
 design.sv:4: $finish called at 10 (1s)
 design.sv:11: $finish called at 10 (1s)
```

Done


Complete the module addbit first, and then run module adder\_hier and its testbench.

```
MODULES
module addbit (
  input a, b, cin,
  output sum, cout
);
  assign sum = a \wedge b \wedge cin; // XOR for sum
  assign cout = (a \& b) | (b \& cin) | (a \& cin); // Carry logic
endmodule
module adder hier(
  input [3:0] r1 i, r2 i, // 4-bit inputs to be added
                    // Carry-in
  input ci i,
  output [3:0] result o, // 4-bit sum output
  output carry o // Final carry-out
);
  // Internal wires for carry propagation
  wire c1 w, c2 w, c3 w;
  // Instantiate the 1-bit adders
  addbit u0 (.a(r1 i[0]), .b(r2 i[0]), .cin(ci i), .sum(result o[0]), .cout(c1 w));
  addbit u1 (.a(r1 i[1]), .b(r2 i[1]), .cin(c1 w), .sum(result o[1]), .cout(c2 w));
  addbit u2 (.a(r1 i[2]), .b(r2 i[2]), .cin(c2 w), .sum(result o[2]), .cout(c3 w));
  addbit u3 (.a(r1 i[3]), .b(r2 i[3]), .cin(c3 w), .sum(result o[3]), .cout(carry o));
endmodule
TESTBENCH
module tb adder hier();
  reg [3:0] r1 r, r2 r; // 4-bit inputs for the adder
                    // Carry-in
  reg ci r;
  wire [3:0] result w; // Sum output
  wire carry w;
                       // Carry-out
  // Instantiate the adder hier module
  adder hier UUT (
     .r1 i(r1 r),
     .r2 i(r2 r),
     .ci i(ci r),
     .result o(result w),
     .carry o(carry w)
  );
  // Stimulus block
  initial begin
     // Initialize inputs
     r1 r = 4'b0000; r2 r = 4'b0000; ci r = 1'b0;
     #10 r1 r = 4'b1010; r2 r = 4'b0010; ci r = 1'b1; // Add 10 + 2 + 1
     #10 r1 r = 4'b1111; r2 r = 4'b1111; ci r = 1'b0; // Add 15 + 15
```

```
Anika Haque, 20283
```

#### endmodule

- Based on the module adder hier, draw the circuit functional block diagram



- Complete the testbenches for the modules DFFSynch, and DFFAsynch in Lab#1

## Anika Haque, 20283

```
endmodule
TESTBENCH
module tb DFFSynch();
                            // Testbench inputs
    reg clk, reset, d;
                            // Testbench output
    wire q;
    // Instantiate the DFFSynch module
    DFFSynch dut (.clk(clk), .reset(reset), .d(d), .q(q));
    // Clock generation: toggles every 5 time units
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    // Stimulus: Apply input combinations to test the flip-flop
    initial begin
        reset = 1; d = 0;
                            // Reset active
        \#10 reset = 0; d = 1; // Release reset, set d to 1
        #10 d = 0;
                             // Change d
        #10 reset = 1;
                             // Activate reset again
        \#10 reset = 0; d = 1; // Release reset, set d to 1
        #10 $finish;
                             // End simulation
    end
    // Monitor values to view results in the terminal
    initial begin
       $monitor("Time: %0d | clk: %b | reset: %b | d: %b | q: %b", $time, clk,
reset, d, q);
    end
endmodule
```

```
testbench.sv 📳
                                                                                                                                  design.sv +
                                                                                                                                        module DFFSynch(
input clk, reset, d,
output reg q
     module tb_DFFSynch();
reg clk, reset, d;
                                                                                                                                                                                 // Inputs: clock, reset, and data
// Output: flip-flop state
                                              // Testbench inputs
// Testbench output
              reg Cik.
wire q;
                                                                                                                                               always @(posedge clk) begin
if (reset) // On reset, clear q to 0
             // Instantiate the DFFSynch module
DFFSynch dut (.clk(clk), .reset(reset), .d(d), .q(q));
                                                                                                                                                    q <= 0;
else
                                                                                                                                                                                 // Otherwise, store d into q
             // Clock generation: toggles every 5 time units
                                                                                                                                                           q <= d;
             initial begin
clk = 0;
            forever #5 clk = ~clk;
                                                                                                                                       11 endmodule
              // Stimulus: Apply input combinations to test the flip-flop
             // Stimulus: Apply input combinations to test the filp-
initial begin  
reset = 1; d = 0; // Reset active  
#10 reset = 0; d = 1; // Release reset, set d to 1  
#10 d = 0; // Change d  
#10 reset = 1; // Activate reset again  
#10 reset = 0; d = 1; // Release reset, set d to 1  
#10 Sfinish; // End simulation
             // Monitor values to view results in the terminal
initial begin
  $monitor("Time: %0d | clk: %b | reset: %b | d: %b | q: %b". $time.
       clk, reset, d, q);
   27 end
28 endmodule
nch.sv && unbuffer vvp a.out
Time: 0 | c]k: 0 | reset: 1 | d: 0 | a: x
Time: 5 | clk: 1 | reset: 1 | d: 0 | q: 0
Time: 10 | clk: 0 | reset: 0 | d: 1 | q: 0
Time: 15 | clk: 1 | reset: 0 | d: 1 | q: 1
Time: 20 | clk: 0 | reset: 0 | d: 0 | q: 1
Time: 25 | clk: 1 | reset: 0 | d: 0 | q: 0
Time: 30 | clk: 0 | reset: 1 | d: 0 | q: 0
Time: 35 | clk: 1 | reset: 1 | d: 0 | q: 0
Time: 40 | clk: 0 | reset: 0 | d: 1 | q: 0
Time: 45 | clk: 1 | reset: 0 | d: 1 | q: 1
testbench.sv:21: $finish called at 50 (1s)
Time: 50 | clk: 0 | reset: 0 | d: 1 | q: 1
```

```
MODULE
module DFFAsynch(
  input clk, reset, d, // Inputs: clock, reset, and data
                      // Output: flip-flop state
  output reg q
);
  always @(posedge clk or posedge reset) begin
                    // Asynchronous reset, active immediately
     if (reset)
       q \le 0;
                   // On clock edge, store d into q
     else
       q \leq d;
  end
endmodule
TESTBENCH
module tb DFFAsynch();
  reg clk, reset, d;
                      // Testbench inputs
                    // Testbench output
  wire q;
  // Instantiate the DFFAsynch module
  DFFAsynch dut (.clk(clk), .reset(reset), .d(d), .q(q));
  // Clock generation: toggles every 5 time units
  initial begin
     clk = 0;
     forever #5 clk = \simclk;
  end
  // Stimulus: Apply input combinations to test the flip-flop
  initial begin
     reset = 1; d = 0; // Reset active, q should go to 0 immediately
     \#3 \text{ reset} = 0; d = 1; // Release reset (mid-clock), set d to 1
     #7 d = 0:
                    // Change d
     #10 reset = 1; // Activate reset again (mid-clock)
     \#5 \text{ reset} = 0; d = 1; // Release reset, set d to 1
     #10 $finish:
                      // End simulation
  end
  // Monitor values to view results in the terminal
  initial begin
     $monitor("Time: %0d | clk: %b | reset: %b | d: %b | q: %b", $time, clk, reset, d, q);
  end
endmodule
```

## Anika Haque, 20283

