


## San Francisco Bay University EE461L - Verilog HDL Lab Assignment 1

# Week#1 Introduction to Verilog and Combinational & Sequential Logic Design

### Example "Hello World" & Simulation


• Directly run the module helloworld in the online compiler



## Based on the module gates, draw the digital circuit schematic.

```
module gates();
wire out0;
wire out1;
wire out2;
reg in1,in2,in3,in4;

not U1(out0,in1);
and U2(out1,in1,in2,in3,in4);
xor U3(out2,in1,in2,in3);
endmodule
```



### Combinational & Sequential Logic in RTL

• Create the testbench first, and then simulate the design modules oneBitFA1, oneBitFA2, DFFSynch, and DFFAsynch. \*Note: Ignore creating the testbenches for module DFFSynch, and DFFAsynch

#### Combinational Logic in RTL


```
EDA playground
                                                                                                         Deep Learning with FPGAs
FREE • 1 Hour OCT 18, 2024

OCT 18, 2024

REGISTER
NOW


PResources ▼ Community ▼ Help ▼ ✔ Playgro
                                 KnowHow
 A DOULOS
                                                                                                                                                                                               Hidden menus? Try zooming out (CTRL+mouse wheel)
                                         //-
module tb_oneBitFAl(); // Testbench, no inputs or outputs
// Declare testbench variables (registers)
 Languages &
 Testbench + Design
                                                                                                                                   assign {co_o, sum_o} = a_i + b_i + ci_i; // Continuous assignment for full adder
                                          // Declare wires for design output
wire sum_o;
wire co_o;
 Other Libraries 0
None
OVL
SVUnit
☐ Enable TL-Verilog ①
☐ Enable Easier UVM 1 ☐ Enable VUnit 1
                                          // Testbench initial block to apply inputs
▼ Tools & Simulators ②
                                ⊙Log <Share
Icarus Verilog 12.0
 Compile Options
Run Options
Run Options
Use run.bash shell script
Open EPWave after run
☐ Show output file after run
✓ Download files after run
                                  testbench.sv:39: $finish called at 80 (1s)
▼ Examples
```

2. "always block" in oneBitFA2.v



#### Sequential Logic in RTL

#### 1. Synchronous DFF:



#### 2. Asynchronous DFF:

