

Anirudh Mohan Kaushik

Curriculum Vitae – Updated on January 19, 2025

Personal Information

- Address: PSE 116, 157, 161 Campus Walk, North York, ON
- Email: kaushika@yorku.ca
- Website: <https://anikau31.github.io>

Research Interests

I am a hardware and software systems researcher whose research primarily looks at the design of efficient computing systems for cyber-physical systems (CPS).

- **Memory architectures:** Efficient multi-level cache hierarchies that deliver both high-performance and high timing predictability.
- **Multi-core data communication mechanisms:** Designing hardware cache coherence mechanisms to facilitate timing predictable shared data communication in multi-core platforms used in CPS.
- **Many-core compute architectures:** Techniques for instruction execution and scheduling in many-core compute systems (GPUs) to improve timing predictability.
- **Design automation and prototyping tools:** Facilitate automated analysis and design of micro-architecture and hardware prototypes resulting in designer productivity.

Current Position

- **Lassonde School of Engineering, York University** **Toronto, Canada**
Assistant Professor (Tenure Track), EECS department *2025 – Current*

Education

- **Ph.D., Electrical and Computer Engineering** *2015–2021*
University of Waterloo, Waterloo, Canada
Advisor: Hiren Patel
Dissertation: Timing Predictable and High-Performance Hardware Cache Coherence Mechanisms for Real-Time Multi-Core Platforms
- **MASc, Electrical and Computer Engineering** *2012–2014*
University of Waterloo, Waterloo, Canada
Advisor: Hiren Patel
Thesis: Accelerating Mixed-Abstraction SystemC Models on Multi-Core CPUs and GPUs
- **Bachelor of Technology, Electronics and Communications Engineering** *2008–2012*
Vellore Institute of Technology University, Vellore, India
Thesis: Efficient Multi-ported Memories for FPGAs

Previous Employment

- | | |
|---|------------------------------------|
| ○ Intel | Toronto, Canada |
| ○ <i>Compiler engineer, Intel Graphics Compiler (IGC)</i> | <i>December 2024–December 2021</i> |
| ○ Advanced Micro Devices (AMD) | Austin, Texas, USA |
| ○ <i>Member of Technical Staff (MTS) in Data Fabric team</i> | <i>March 2021–December 2021</i> |
| ○ Advanced Micro Devices (AMD) Research | Austin, Texas, USA |
| ○ <i>Research intern with Compute on Graphics (COG) team</i> | <i>October 2018–April 2019</i> |
| ○ International Business Machines (IBM) | Markham, Ontario, Canada |
| ○ <i>Software performance analyst with POWER performance team</i> | <i>May 2014–August 2015</i> |

Patents

- Hardware assisted fine-grained data movement
United States Patent US11734059B2
Application filed in 2019, Granted in 2023
(Patent from work at AMD Research)

Publications

Conference publications.....

- Predictable GPU Wavefront Splitting for Safety-Critical Systems
Artem Klashtorny, Zhuanhao Wu, Anirudh M Kaushik, and Hiren Patel
In ACM/IEEE International Conference on Compilers, Architectures, and Synthesis for Embedded Systems (CASES), 2023
- ZeroCost-LLC: Shared LLCs at No Cost to WCL
Zhuanhao Wu, Anirudh M Kaushik, and Hiren Patel
In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2023
- Automated Synthesis of Predictable and High-Performance Cache Coherence Protocols
Anirudh M Kaushik, and Hiren Patel
In IEEE Conference on Design Automation and Test in Europe (DATE), 2021
- A Systematic Approach to Achieving Tight Worst-Case Latency and High-Performance Under Predictable Cache Coherence
Anirudh M Kaushik, and Hiren Patel
In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2021
- A Hardware Platform for Exploring Predictable Cache Coherence Protocols for Real-time Multi-cores
Zhuanhao Wu, Anirudh M Kaushik, Paulos Tegegn, and Hiren Patel
In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2021
- Optimizing Hyperplane Sweep Operations using Asynchronous Multi-grain GPU Tasks

Anirudh M. Kaushik, Ashwin M. Aji, Muhammad Amber Hassaan, Noel Chalmers, Noah Wolfe, Scott Moe, Bradford M. Beckmann, and Sooraj Puthoor
In IEEE International Symposium on Workload Characterization (IISWC), 2019

- CARP: A Data Communication Mechanism for Multi-Core Mixed-Criticality Systems
Anirudh M Kaushik, Paulos Tegegn, Zhuanhao Wu, and Hiren Patel
In IEEE Real-Time Systems Symposium (RTSS), 2019
- Enabling Predictable, Simultaneous and Coherent Data Sharing in Mixed Criticality Systems
Nivedita Sritharan, Anirudh M Kaushik, Mohamed Hassan and Hiren Patel
In IEEE Real-Time Systems Symposium (RTSS), 2019
- Predictable cache coherence for multi-core real-time systems
Mohamed Hassan, Anirudh M Kaushik, and Hiren Patel
In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2017
- Reverse-engineering embedded memory controllers through latency-based analysis
Mohamed Hassan, Anirudh M Kaushik, and Hiren Patel
In IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), 2015
- SystemC-clang: An open-source framework for analyzing mixed-abstraction SystemC models
Anirudh M Kaushik and Hiren D Patel
In IEEE Forum on Specification & Design Languages (FDL), 2013
- On the use of GP-GPUs for accelerating compute-intensive EDA applications.
Valeria Bertacco, Debapriya Chatterjee, Nicola Bombieri, Franco Fummi, Sara Vinco, Anirudh M Kaushik, and Hiren D Patel
In Conference on Design, Automation and Test in Europe (DATE), 2013
- Accelerating SystemC simulations using GPUs
Mahesh Nanjundappa, Anirudh M Kaushik, Hiren D Patel, and Sandeep K Shukla
In IEEE High Level Design Validation and Test Workshop (HLDVT), 2012

Journal publications.....

- High Performance and Predictable Shared Last-Level Cache for Safety-Critical Systems
Zhuanhao Wu, Anirudh Mohan Kaushik, Hiren Patel
ACM Transactions on Embedded Computing Systems (TECS), 2024.
- Automatic Construction of Predictable and High-Performance Cache Coherence Protocols for Multi-Core Real-Time Systems
Anirudh M Kaushik and Hiren Patel
IEEE Transactions on Computer Aided Design (TCAD), 2022
- Gretch: A Hardware Prefetcher for Graph Analytics
Anirudh M Kaushik, Gennady Pekhimenko, and Hiren Patel
ACM Transactions on Architecture and Code Optimization (TACO) 2021

- Designing Predictable Cache Coherence Protocols for Multi-Core Real-Time Systems
Anirudh M Kaushik, Mohamed Hassan, and Hiren Patel
IEEE Transactions on Computers (TC) 2020
- Exposing Implementation Details of Embedded DRAM Memory Controllers through Latency-based Analysis
Mohamed Hassan, Anirudh M Kaushik, and Hiren Patel
In ACM Transactions on Embedded Computing Systems (TECS), 2018

Presentations

- Automated Synthesis of Predictable and High-Performance Cache Coherence Protocols
DATE, Virtual, 2021
- A Systematic Approach to Achieving Tight Worst-Case Latency and High-Performance Under Predictable Cache Coherence
RTAS, Virtual, 2021
- Predictable cache coherence for multi-core real-time systems
RTAS, Pittsburgh, 2017
- Reverse-engineering embedded memory controllers through latency-based analysis
RTAS, Seattle, 2015
- SystemC-clang: An open-source framework for analyzing mixed-abstraction SystemC models
FDL, Paris, 2013

Teaching experience

- EECS 4201: Computer Architecture (Winter 2025)

Volunteering experience

- **STEAM Intermediate League** **Waterloo, Canada**
LAUNCH Waterloo *September 2023*
I volunteered as an assistant coach for STEAM intermediate league, LAUNCH Waterloo. STEAM intermediate league consisted of students in grades 4-5 working on STEM related projects. I assisted the head volunteer with setting up activities and assisting students in completing the activities
- **Girl Day** **Austin, Texas**
UT Austin *February 2019*
I volunteered as part of the AMD team, and helped set up and organize the AMD booth at Girl Day. Girl Day is a free event for K-8 students where students get the chance to explore engineering, science, math, and technology at their own pace throughout the event. I participated in helping students build simple electrical circuits and showcase AMD's offerings in virtual and augmented reality.
- **Junior Achievement** **Canada**
J.A Titan *July 2015*
I volunteered as part of the IBM Toronto team, and helped organize Junior Achievement (JA) Titan 3.0. JA Titan 3.0 is a business simulation challenge for high school students to understand the economics of managing a business. As a volunteer, I counseled students on the benefits of investment in different areas and how to maximize business efficiency.

Junior Achievement

Canada

○ *Economics for Success*

November 2014

I volunteered as part of the IBM Toronto team, and conducted a full-day session for Grade 8 students on "Economics for Success". I spoke to students about the importance of staying in school and how to efficiently manage day-to-day finances. Activities included talking about personal experience as a student, conducting games, and counseling students on fulfilling ambitions.