SRN



PES University, Bangalore (Established under Karnataka Act No. 16 of 2013)

UE18CS253

END SEMESTER ASSESSMENT (ESA) B. TECH IV SEMESTER- June 2020

UE18CS253 – Microprocessor and Computer Architecture

Time: 3	3 Hrs	solution set Max Mark	s: 100								
Note: A	All answ	ers must be precise and to the point.									
			4								
1. a)		Differentiate the following.									
	i.	Microprocessor and Microcontrollers.									
	11.	RISC and CISC with respect to processor architecture.									
	Solution	on:									
	Micro	processor:									
	•	A microprocessor is a computer processor that incorporates the functions of a <u>computer</u> 's <u>central processing unit</u> (CPU) on a single <u>integrated circuit</u> (IC). Multi purpose <u>programmable</u> device.									
	•	Accepts <u>digital data</u> as input, processes it according to instructions stored in its memory, and provides results as output.									
	•	Brain of the computer.									
	•	Multiple microprocessors , working together, are the "hearts" of datacenters, supercomputers, communications products, and other digital devices.									
	•	Don't have RAM, ROM, and other peripheral on the chip									
	•	Desktop PC's, Laptops, notepads.									
	•	Intel's Pentium 1,2,3,4, core 2 duo, i3, i5 etc									
	Micro	controller:									
	•	Microcontroller has a CPU, in addition with a fixed amount of RAM, ROM and other peripherals all embedded on a single chip.									
	•	Also termed as a mini computer or a computer on a single chip.									
	•	Designed to perform specific tasks .									
	•	Requires small resources like RAM, ROM, I/O ports etc. and hence can be embedded on a single chip.									
	•	Reduces the size and the cost.									
	•	Applications : Washing machine, Digicam, Pendrive, Remote, Microwave, Cars, Bikes, Telephone, Mobiles, Watches, etc.									
	•	Manufacturers: ATMEL, Microchip, Texas Ins., Freescale, Philips, Motorola etc.,									
	RISC	and CISC:									


CISC	RISC	
Emphasis on hardware	Emphasis on software	
Multiple instruction sizes and formats	Instructions of same set with few formats	
Less registers	Uses more registers	
More addressing modes	Fewer addressing modes	
Extensive use of microprogramming	Complexity in compiler	
Instructions take a varying amount of cycle time	Instructions take one cycle time	1
Pipelining is difficult	Pipelining is easy	1

b) Explain logical and arithmetic shift instructions with an example.

4


Logical Shift

- A *Left Logical Shift* of one position moves each bit to the left by one. The vacant least significant bit (LSB) is filled with zero and the most significant bit (MSB) is discarded.
- A *Right Logical Shift* of one position moves each bit to the right by one. The least significant bit is discarded and the vacant MSB is filled with zero.




Arithmetic Shift

- A *Left Arithmetic Shift* of one position moves each bit to the left by one. The vacant least significant bit (LSB) is filled with zero and the most significant bit (MSB) is discarded. It is identical to Left Logical Shift.
- A *Right Arithmetic Shift* of one position moves each bit to the right by one. The least significant bit is discarded and the vacant MSB is filled with the value of the previous (now shifted one position to the right) MSB.



	SRN	
	MOV R0, R2 LDMFD R13!, { R1, R2,LR} MOV PC,LR	
ret:	MOV R0, #1 LDMFD R13!, { R1, R2,LR} MOV PC,LR	
d)	i. Explain how to encode data processing instructions . Solution: Machine code is what computer processors run on: binary representations of simple instructions. All ARM processors 31	6
	 Any instruction with bits 27 and 26 as 00 is data processing. The four-bit opcode field in bits 24–21 defines exactly which instruction this is: add, subtract, move, compare, and so on. 0100 is ADD Bit 25 is the "immediate" bit. If it's 0, then operand 2 is a register. If it's set to 1, then operand 2 is an immediate value. Note that operand 2 is only 12 bits. That doesn't give a huge range of numbers: 0–4095, or a byte and a half. Not great when you're mostly working with 32-bit numbers and addresses. 	
i	i. Encode the ARM instruction: ADDS R1, R0, R2 LSR R4 (opcode for ADD is 0100)	
	Solution: 1110 000 0100 S Rn Rd Shift Rm 1110 000 0100 S Rn Rd 00010 01 0 Rm	

	SRN SRN	
	1110 0000 1001 0000 0001 0001 0010 0010 E0901122	
a)	Define Pipeline processing. Explain various stages in a Pipeline execution with neat diagram. Solution: Pipelining is an implementation technique in which multiple instructions are overlapped in execution. Pipelining improves performance by increasing instruction throughput, as opposed to decreasing the execution time of an individual instruction. The 5 stages of instruction execution in a pipelined processor are: Stage 1 (Instruction Fetch): The instruction is fetched from memory and placed in the instruction pipeline. Update the PC to the next sequential PC by adding 4 to PC. Stage 2 (Instruction Decode): The instruction is decoded and register operands read from the register files. There are 3 operand read ports in the register file so most ARM instructions can source all their operands in one cycle. Stage 3 (Instruction Execute): In this stage, ALU operations are performed.	6
	Stage 4 (Memory Access): Data memory is accessed if required. Otherwise the ALU result is simply buffered for one cycle. If the instruction is a LOAD, the memory does a read using effective address computed in the previous cycle. If the instruction is a STORE, then the memory writes the data from the second register read using the effective address.	
	a)	a) Define Pipeline processing. Explain various stages in a Pipeline execution with neat diagram. Solution: Pipelining is an implementation technique in which multiple instructions are overlapped in execution. Pipelining improves performance by increasing instruction throughput, as opposed to decreasing the execution time of an individual instruction. The 5 stages of instruction execution in a pipelined processor are: Stage 1 (Instruction Fetch): The instruction is fetched from memory and placed in the instruction pipeline. Update the PC to the next sequential PC by adding 4 to PC. Stage 2 (Instruction Decode): The instruction is decoded and register operands read from the register files. There are 3 operand read ports in the register file so most ARM instructions can source all their operands in one cycle. Stage 3 (Instruction Execute):In this stage, ALU operations are performed. Stage 4 (Memory Access): Data memory is accessed if required. Otherwise the ALU result is simply buffered for one cycle. If the instruction is a LOAD, the memory does a read using effective address computed in the previous cycle. If the instruction is a STORE, then the



SRN
Frequency of the clock = 2.5 gigahertz
Cycle time = 1 / frequency
= 1 / (2.5 gigahertz)
$= 1 / (2.5 \times 10^9 \text{ hertz})$
= 0.4 ns
Non-Pipeline Execution Time-
Non-pipeline execution time to process 1 instruction = Number of clock cycles taken to execute one instruction
= 4 clock cycles
$= 4 \times 0.4 \text{ ns}$
= 1.6 ns
Cycle Time in Pipelined Processor-
Frequency of the clock = 2 gigahertz
Cycle time = 1 / frequency
= 1 / (2 gigahertz)
$= 1 / (2 \times 10^9 \text{ hertz})$
= 0.5 ns
Pipeline Execution Time-
Since there are no stalls in the pipeline, so ideally one instruction is executed per clock cycle. So,
Pipeline execution time = 1 clock cycle
= 0.5 ns
Speed Up-
Speed up= Non-pipeline execution time / Pipeline execution time
= 1.6 ns / 0.5 ns
= 3.2 ns
Explain in detail, the pipeline hazards.
Pipeline hazards are situations that prevent the next instruction in the instruction stream from executing during its designated clock cycles.
Any condition that causes a stall in the pipeline operations can be called a hazard.
There are primarily three types of hazards:
i. Data Hazards

SRN						

- ii. Control Hazards or instruction Hazards
- iii. Structural Hazards.

i. Data Hazards:

A data hazard is any condition in which either the source or the destination operands of an instruction are not available at the time expected in the pipeline. As a result of which some operation has to be delayed and the pipeline stalls. Whenever there are two instructions one of which depends on the data obtained from the other.

A=3+A

B=A*4

For the above sequence, the second instruction needs the value of 'A' computed in the first instruction.

Thus the second instruction is said to depend on the first.

If the execution is done in a pipelined processor, it is highly likely that the interleaving of these two instructions can lead to incorrect results due to data dependency between the instructions. Thus the pipeline needs to be stalled as and when necessary to avoid errors.

ii. Structural Hazards:

This situation arises mainly when two instructions require a given hardware resource at the same time and hence for one of the instructions the pipeline needs to be stalled.

The most common case is when memory is accessed at the same time by two instructions. One instruction may need to access the memory as part of the Execute or Write back phase while other instruction is being fetched. In this case if both the instructions and data reside in the same memory. Both the instructions can't proceed together and one of them needs to be stalled till the other is done with the memory access part. Thus in general sufficient hardware resources are needed for avoiding structural hazards.

iii. Control hazards:

The instruction fetch unit of the CPU is responsible for providing a stream of instructions to the execution unit. The instructions fetched by the fetch unit are in consecutive memory locations and they are executed.

However the problem arises when one of the instructions is a branching instruction to some other memory location. Thus all the instruction fetched in the pipeline from consecutive memory locations are invalid now and need to removed(also called flushing of the pipeline). This induces a stall till new instructions are again fetched from the memory address specified in the branch instruction.

Thus the time lost as a result of this is called a branch penalty. Often dedicated hardware is incorporated in the fetch unit to identify branch instructions and compute branch addresses as soon as possible and reducing the resulting delay as a result.

3. a With figure explain about direct mapping cache memory.

4

Solution

The simplest technique, known as direct mapping, maps each block of main memory into only one possible cache line. or

SRN

In Direct mapping, assigne each memory block to a specific line in the cache. If a line is previously taken up by a memory block when a new block needs to be loaded, the old block is trashed. An address space is split into two parts index field and a tag field. The cache is used to store the tag field whereas the rest is stored in the main memory. Direct mapping's performance is directly proportional to the Hit ratio.


i = j modulo m

where

i=cache line number

j= main memory block number

m=number of lines in the cache



For purposes of cache access, each main memory address can be viewed as consisting of three fields. The least significant w bits identify a unique word or byte within a block of main memory. In most contemporary machines, the address is at the byte level. The remaining s bits specify one of the 2^s blocks of main memory. The cache logic interprets these s bits as a tag of s-r bits (most significant portion) and a line field of r bits. This latter field identifies one of the $m=2^r$ lines of the cache

Main Tag Word-offset

Cache Memory

Line-offset Word-offset

- A computer system uses 16-bit memory addresses. It has a 2K-byte cache organized in a direct-mapped manner with 64 bytes per cache block. Assume that the size of each memory word is 1 byte.
 - i. Calculate the number of bits in each of the Tag, Block, and Word fields of the memory address.
 - ii. When a program is executed, the processor reads data sequentially from the following word addresses:

128, 144, 2176, 2180, 128, 2176

SRN

All the above addresses are shown in decimal values. Assume that the cache is initially empty. For each of the above addresses, indicate whether the cache access will result in a hit or a miss.

Solution:

i. Block size = 64 bytes = 2^6 bytes = 2^6 words (since 1 word = 1 byte)

Therefore, Number of bits in the Word field = 6

Cache size = 2K-byte = 2^{11} bytes

Number of cache blocks = Cache size / Block size = $2^{11}/2^6 = 2^5$

Therefore, Number of bits in the Block field = 5

Total number of address bits = 16

Therefore, Number of bits in the Tag field = 16 - 6 - 5 = 5

For a given 16-bit address, the 5 most significant bits, represent the Tag, the next 5 bits represent the Block, and the 6 least significant bits represent the Word.

ii.

The cache is initially empty. Therefore, all the cache blocks are invalid.

Access # 1:

Address = $(128)_{10} = (000000010000000)_2$

(Note: Address is shown as a 16-bit number, because the computer uses 16-bit addresses)

For this address, Tag = 00000, Block = 00010, Word = 000000

Since the cache is empty before this access, this will be a cache miss

After this access, Tag field for cache block 00010 is set to 00000

Access # 2:

Address = $(144)_{10} = (000000010010000)_2$

For this address, Tag = 00000, Block = 00010, Word = 010000

Since tag field for cache block 00010 is 00000 before this access, this will be a cache hit (because address tag = block tag)

Access #3:

 $Address = (2176)_{10} = (0000100010000000)_2$

For this address, Tag = 00001, Block = 00010, Word = 000000

Since tag field for cache block 00010 is 00000 before this access, this will be a cache miss (address tag \neq block tag)

After this access, Tag field for cache block 00010 is set to 00001

Access # 4:

Address = $(2180)_{10} = (0000100010000100)_2$

For this address, Tag = 00001, Block = 00010, Word = 000100

Since tag field for cache block 00010 is 00001 before this access, this will be a cache hit (address tag = block tag)

Access # 5:

 $Address = (128)_{10} = (000000010000000)_2$

For this address, Tag = 00000, Block = 00010, Word = 000000

Since tag field for cache block 00010 is 00001 before this access, this will be a cache miss (address tag \neq block tag) After this access, Tag field for cache block 00010 is set to 00000

Access # 6:

Address = $(2176)_{10} = (0000100010000000)_2$

For this address, Tag = 00001, Block = 00010, Word = 000000

Since tag field for cache block 00010 is 00001 before this access, this will be a cache miss (address tag \neq block tag) After this access, Tag field for cache block 00010 is set to 00001


• Cache hit rate = Number of hits / Number of accesses = 2/6 = 0.333

	SRN											
What is cash miss? Explain the different categories of misses. Cache miss: A cache miss is an event in which a system or application makes a request t												
	retrieve data from a cache, but that specific data is not currently in cache memory. Different categories of misses:											
	1. Compulsory : On the first access to a block; the block must be brought into the cache; also called cold start misses, or first reference misses.											
	2. Capacity : Occur because blocks are being discarded from cache because cache cannot contain all blocks needed for program execution (program working set is much larger than cache capacity).											
	3. Conflict : In the case of set associative or direct mapped block placement strategies, conflict misses occur when several blocks are mapped to the same set or block frame; also called collision misses or interference misses.											
d)	Consider a 2-way set associative cache memory with 4 sets and total 8 cache blocks (0-7) and a main memory with 128 blocks (0-127). What memory blocks will be present in the cache after the following sequence of memory block references if LRU policy is used for cache block replacement. Assuming that initially the cache did not have any memory block from the current job? 0 5 3 9 7 0 16 55											
	Solution:											
	2-way set associative cache memory, i.e $K = 2$.											
	No of sets is given as 4, i.e. $S = 4$ (numbered 0 - 3)											
	No of blocks in cache memory is given as 8, i.e. N =8 (numbered from 0 -7)											
	Each set in cache memory contains 2 blocks.											
	The number of blocks in the main memory is 128, i.e $M = 128$. (numbered from 0 -127)											
	A referred block numbered X of the main memory is placed in the set numbered (X mod S) of the the cache memory. In that set, the block can be placed at any location, but if the set has already become full, then the current referred block of the main memory should replace a block in that set according to some replacement policy. Here the replacement policy is LRU (i.e. Least Recently Used block should be replaced with currently referred block).											
	X (Referred block no) and the corresponding Set values are as follows:											
	X>set no (<i>X mod 4</i>)											
	0>0 (block 0 is placed in set 0, set 0 has 2 empty block locations, block 0 is placed in any one of them)											
	5>1 (block 5 is placed in set 1, set 1 has 2 empty block locations, block 5 is placed in any one of them)											
	3>3 (block 3 is placed in set 3, set 3 has 2 empty block locations, block 3 is placed in any one of them)											
	9>1 (block 9 is placed in set 1, set 1 has currently 1 empty block location,											

block 9 is placed in that, now set 1 is full, and block 5 is the least recently used block) 7--->3 (block 7 is placed in set 3, set 3 has 1 empty block location, block 7 is placed in that, set 3 is full now, and block 3 is the least recently used block) 0--->block 0 is referred again, and it is present in the cache memory in set 0, so no need to put again this block into the cache memory. 16--->0 (block 16 is placed in set 0, set 0 has 1 empty block location, block 0 is placed in that, set 0 is full now, and block 0 is the LRU one) 55--->3 (block 55 should be placed in set 3, but set 3 is full with block 3 and 7, hence need to replace one block with block 55, as block 3 is the least recently used block in the set 3, it is replaced with block 55. Hence the main memory blocks present in the cache memory are: 0, 5, 7, 9, 16, 55. 4. a) Explain the cache optimization: Giving priority to Read misses over Write misses to reduce miss penalty. Solution: Consider the following code sequence. Ex: STR R3, 512 (R0) LDR R1, 1024 (R0) LDR R2, 512 (R0) Assume Direct mapped: Write –through cache that maps 512 and 1024 to the same block. Four word write buffer that is not checked on a read miss. Will the value in R2 always be equal to the value in R3? • R3-> Write buffer R1<- M[1024]-same cache index; read miss • R2<- M[512], if write not completed, old value. • Hence, $R3 \neq R2$

- This is a read-after-write data hazard in memory.
- The data in R3 are placed into the write buffer after the STR.
- The following LDR instruction uses the same cache index and is therefore a miss.
- The second LDR instruction, tries to put the value in location 512 into the register R2.
- This also results in a miss.
- If the write buffer hasn't completed writing to location 512 in memory,
- The read of location 512 will put the old, wrong value into the cache block and then into R2.
- Without proper precautions, R3 would not be equal to R2!

Read Priority over Write on Miss



The simplest way for this dilemma is for the read miss to wait until the write buffer is empty.


- The alternative is to check the contents of the write buffer on a read miss, and if there are no conflicts, and the memory system is available, let the read miss continue.
- Virtually all the desktop and server processors use the later approach, giving reads priority over writes.
- The cost by the processor in write-back cache can also be reduced.
- If a read miss occurs, the processor can either stall until the buffer is empty or check the address of the words in the buffer for conflicts

b) Write a short note on TLB

4

Answer:

- A translation lookaside buffer (TLB) is a memory cache that is used to reduce the time taken to access a user memory location.[1][2] It is a part of the chip's memory-management unit (MMU). The TLB stores the recent translations of virtual memory to physical memory and can be called an address-translation cache. A TLB may reside between the CPU and the CPU cache, between CPU cache and the main memory or between the different levels of the multi-level cache. The majority of desktop, laptop, and server processors include one or more TLBs in the memory-management hardware, and it is nearly always present in any processor that utilizes paged or segmented virtual memory.
- The TLB is sometimes implemented as content-addressable memory (CAM). The CAM search key is the virtual address, and the search result is a physical address. If the requested address is present in the TLB, the CAM search yields a match quickly and the retrieved physical address can be used to access memory. This is called a TLB hit. If the requested address is not in the TLB, it is a miss, and the translation proceeds by looking up the page table in a process called a page walk. The page walk is time-consuming when compared to the processor speed, as it involves reading the contents of multiple memory locations and using them to compute the physical address. After the physical address is determined by the page walk, the virtual address to physical address mapping is entered into the TLB.



Page

c) Explain in detail the Flynn's classification of computers.

Answer:

6

Flynn's classification divides computers into four major groups that are:

- 1. Single instruction stream, single data stream (SISD)
- 2. Single instruction stream, multiple data stream (SIMD)
- 3. Multiple instruction stream, single data stream (MISD)
- 4. Multiple instruction stream, multiple data stream (MIMD)

SISD	SIMD
Single Instruction, Single Data	Single Instruction, Multiple Data
MISD	MIMD
Multiple Instruction, Single Data	Multiple Instruction, Multiple Data

Single Instruction, Single Data (SISD)

- A serial (non-parallel) computer
- Single instruction: only one instruction stream is being acted on by the CPU during any one clock cycle
- Single data: only one data stream is being used as input during any one clock cycle
- Deterministic execution
- This is the oldest and until recently, the most prevalent form of computer
- Examples: most PCs, single CPU workstations and mainframes

	SRN										
	Single Instruction, Multiple Data (SIMD										
	A type of parallel computer Single instruction: All processing units execute the same instruction at any given clock cycle										
	Multiple data: Each processing unit can operate on a different data element										
	This type of machine typically has an instruction dispatcher, a very high-bandwidth internal network, and a very large array of very small-capacity instruction units. Best suited for specialized problems characterized by a high degree of regularity, such as image processing.										
	Synchronous (lockstep) and deterministic execution Two varieties: Processor Arrays and Vector Pipelines										
	Multiple Instruction, Single Data (MISD)										
	A single data stream is fed into multiple processing units.										
	Each processing unit operates on the data independently via independent instruction streams.										
	Few actual examples of this class of parallel computer have ever existed. One is the experimental Carnegie-Mellon C.mmp computer (1971).										
	Some conceivable uses might be: — multiple frequency filters operating on a single signal stream multiple cryptography algorithms attempting to crack a single coded message.										
	Multiple Instruction, Multiple Data (MIMD)										
	Currently, the most common type of parallel computer. Most modern computers fall into this category.										
	Multiple Instruction: every processor may be executing a different instruction stream										
	Multiple Data: every processor may be working with a different data stream										
	Execution can be synchronous or asynchronous, deterministic or non-deterministic										
	Examples: most current supercomputers, networked parallel computer "grids" and multi-processor SMP computers - including some types of PCs.										
d)		6									
	Answer: Amdahl's Law: states that potential program speedup is defined by the fraction of code (P) that can be parallelized:										

SRN						
•						

Amdahl's law (or **Amdahl's argument**^[1]) is a formula which gives the theoretical speedup in latency of the execution of a task at fixed workload that can be expected of a system whose resources are improved.

Amdahl's law is often used in parallel computing to predict the theoretical speedup when using multiple processors. For example, if a program needs 20 hours to complete using a single thread, but a one hour portion of the program cannot be parallelized, therefore only the remaining 19 hours (p = 0.95) of execution time can be parallelized, then regardless of how many threads are devoted to a parallelized execution of this program, the minimum execution time cannot be less than one hour. Hence, the theoretical speedup is limited to at most 20 times the single thread

performance,

Amdahl's law can be formulated in the following

g way:

$$OverallSpeedup = \frac{1}{(1-f) + \frac{f}{s}}$$

where

- S= speed up factor
- *F*= fraction of program which can be optimized or speed up factor can be applied.
- (1-f)= fraction of program on which speed up factor cannot be applied.

Gustafon's Law

Gustafson's law (or Gustafson-Barsis's law[11]) gives the

theoretical <u>speedup</u> in <u>latency</u> of the execution of a task *at fixed execution time* that can be expected of a system whose resources are improved.

Rather than assuming that the problem size is fixed, assume that the parallel execution time is fixed. As problem size is increases, increase the parallel processing units (N).

Gustafson, makes the case that the serial section of the code does not increase with the problem size.

The speed up factor is:

$$S_s(n) = \frac{s + np}{s + p}$$

$$= s + np$$

		SRN						
	= n + (1 - n)s							

Where p= 1-s
The speed up factor is called Scaled Speed-up Factor

5. a) Define the following terms:

1

ILP: Instruction-level parallelism (ILP) is a measure of how many operations in a the program can be performed "in-parallel" at same time ILP allows the compiler and the processor the execution of to multiple instructions or even to change the order in which instructions are executed.

VLIW: A style of instruction set architecture that launches many operations that are defined to be independent in a single wide instruction, typically with many separate opcode fields.

superscalar processor:

A **superscalar processor** is a CPU that implements a form of parallelism called instruction-level parallelism within a single processor. In contrast to a scalar processor that can execute at most one single instruction per clock cycle, a superscalar processor can execute more than one instruction during a clock cycle by simultaneously dispatching multiple instructions to different execution units on the processor. It therefore allows for more throughput (the number of instructions that can be executed in a unit of time) than would otherwise be possible at a given clock rate. Each execution unit is not a separate processor (or a core if the processor is a multi-core processor), but an execution resource within a single CPU such as an arithmetic logic unit.

Speculation: **Speculation** is an approach that allows the compiler or the processor to guess about the properties of an instruction, so as to enable execution to begin for other instructions that may depend on the speculated instruction.

b) What is loop unrolling? Write about limits of loop unrolling.

4

Answer:

Loop Unrolling: An important compiler technique to get more performance from loops is loop unrolling, where multiple copies of the loop body are made. After unrolling, there is more ILP available by overlapping instructions from different iterations

Limits:

Amount of loop overhead amortized with each unroll

- Unroll 4 times à 2 out 14 cycles are overhead à 0.5 cycles per iteration
- Unroll 8 times à 0.25 cycles per iteration
- Growth in code size
- Larger loops, code sizes growth will be a concern
- Large code size may increase instruction cache miss rate
- Potential shortfall in registers that is created by aggressive unrolling and

SRN


- scheduling strategy
- Register pressure
- Scheduling code to increase ILP causes the number of live values to increase, thus generates shortage of registers
- c) Explain single core and multicore processor with necessary diagrams.

6

Single core processor: A **single-core** processor is a <u>microprocessor</u> with a single core on a chip, running a single <u>thread</u> at any one time.

Single core processors have only one processor in die to process instructions. All the processor developed by different manufacturers till 2005 were single core. In todays' computers we use multicore processors but single core processor also perform very well. Single core processors have been discontinued in new computers, so these are available at very cheap rates.

Single-core CPU chip




Multicore processors:

A **multi-core processor** is a <u>computer processor integrated circuit</u> with two or more separate <u>processing units</u>, called cores, each of which reads and executes <u>program instructions</u>, as if the computer had several processors.

Multicore processor are the latest processors which became available in the market after 2005. These processors use two or more cores to process instructions at the same time by using hyper threading. The multiple cores are embedded in the same die. The multicore processor may looks like a single processor but actually it contains two (dual-core), three (tricore), four (quad-core), six (hexa-core), eight (octa-core) or ten (deca-core) cores. Some processor even have 22 or 32 cores. Due to power and temperature constraint, the multicore processors are only practical solution for increasing the speed of future computers.

Multi-Core Architectures

 Replicate multiple processor cores on a single die.



Multi-core CPU chip

d) What is dynamic scheduling? Explain the Dynamic scheduling techniques. Dynamic Scheduling:

6

SRN						

Dynamic scheduling, is a method in which the hardware determines which instructions to execute, as opposed to a statically scheduled machine, in which the compiler determines the order of execution. In essence, the processor is executing instructions out of order.

Dynamic scheduling offers several advantages:

- It enables handling some cases when dependencies are unknown at compile time (e.g., because they may involve a memory reference);
- It simplifies the compiler;
- It allows code that was compiled with one pipeline in mind to run efficiently on a different pipeline.

Dynamic scheduling: The Idea

A major limitation of the pipelining techniques is that they use in-order instruction issue: *if an instruction is stalled in the pipeline, no later instructions can proceed*. Thus, if there is a dependency between two closely spaced instructions in the pipeline, it will stall. For example:

DIVD F0, F2, F4 ADDD F10, F0, F8 SUBD F12, F8, F14

SUBD instruction cannot execute because the dependency of ADDD on DIVD causes the pipeline to stall; yet SUBD is not data dependent on anything in the pipeline. This is a performance limitation that can be eliminated by not requiring instructions to execute in order.

To allow SUBD to begin executing, we must separate the instruction issue process into two parts: checking the structural hazards and waiting for the absence of a data hazard. We can still check for structural hazards when we issue the instruction; thus, we still use in order instruction issue. However, we want the instructions to begin execution as soon as their data operands are available. Thus, the pipeline will do *out-of-order execution*, which implies *out-of-order completion*.

In introducing out-of-order execution, we have essentially split the ID pipe stage into two stages:

- Issue Decode instructions, check for structural hazards;
- Read operands Wait until no data hazards, then read operands.

An instruction fetch proceeds with the issue stage and may fetch either into a single-entry latch or into a queue; instructions are then issued from the latch or queue. The EX stage follows the read operands stage, just as in the DLX pipeline. As in the DLX floating-point pipeline, execution may take multiple cycles, depending on the operation. Thus, we may need to distinguish when an instruction begins execution and when it completes execution; between the two times, the instruction is in execution. This allows multiple instructions to be in execution at the same time.

Scoreboarding is a technique for allowing instructions to execute out of order when there are sufficient resources and no data dependencies; it is named after the CDC 6600 scoreboard, which developed this capability.

SRN												
-----	--	--	--	--	--	--	--	--	--	--	--	--

The goal of a scoreboard is to maintain an execution rate of one instruction per clock cycle (when there are no structural hazards) by executing an instruction as early as possible. Thus, when the next instruction to execute is stalled, other instructions can be issued and executed if they do not depend on any active or stalled instruction. The scoreboard takes full responsibility for instruction issue and execution, including all hazard detection.

Every instruction goes through the scoreboard, where a record of the data dependencies is constructed; this step corresponds to instruction issue and replaces part of the ID step in the DLX pipeline. The scoreboard then determines when the instruction can read its operands and begin execution.

Tomasulo Approach is another scheme to allow execution to proceed in the presence of hazards developed by the IBM 360/91 floating-point unit. This scheme combines key elements of the scoreboarding scheme with the introduction of register renaming.

In the <u>loop unrolling</u> section we showed how a compiler could rename registers to avoid WAW and WAR hazards. In Tomasulo's scheme this functionality is provided by the reservation stations, which buffer the operands of instructions waiting to issue, and by issue logic.

The basic idea is that a *reservation station* fetches and buffers an operand as soon as it is available, eliminating the need to get the operand from a register. In addition, pending instructions designate the reservation station that will provide their input. Finally, when successive writes to a register appear, only the last one is actually used to update the register.

As instructions are issued, the register specifiers for pending operands are renamed to the names of the reservation station in a process called *register renaming*. This combination of issue logic and reservation stations provides renaming and eliminates WAW and WAR hazards.

This additional capability is the major conceptual difference between scoreboarding and Tomasulo's algorithm. Since there can be more reservation stations than real registers, the technique can eliminate hazards that could not be eliminated by a compiler.