Scanned with CamScanner


A2) Pipelining is needed for the following reseasons: 2) Decrease the total program execution time 3) In order to parallelize the requestial by overlapping the execution of instructions. The goal of a pipeline designer is to design an effective pipeline which not only does the above stated tasks trad also tries to avoid take core of as many Data and Structural hazards as possible. Also to in order to tackle the problem (3 or s stage). It is difficult to has implement a pipeline because of
the Pipelining Hazardsn Structural Hazards - They arise from resource conflicts when the hard ware count support all possible combinations of overlapping instructions. 2) Data Hazards -> Arise when an instruction depends on the results of a previous instruction in a way that is exposed by overlapping of instruction in pipeline 3) Control Hazards -> Arise from pipelining of branches and other instructions that change the program



13) July Associative mapping cache is faster than Disect mapping because Now, assuming this case for all the example based explanet for the answer · when the cache is directly mapped then the Block say I main menory be mapped to a particular line Line 1. Size blocks B, Bs, Ba, B13, B2 Then we will consecutively face cache miss where the tag when compared won't be the same. Thus we'll have to bring in the block from main memory and replace the one in cache Now, when we use fully associative, in this core] EDMY we can place any block anywher. charged Thus increan 8/ B/S B/9 8/3 B1 the cache

Scanned with CamScanner

That increase in the number of cache hits makes fully associative, justes than Direct Mapping. b) Now moving farther with explaining why set-assoc. is faster than direct mapping. Lets say we have 2-way set associative mapping. Then J set o Now, for CPU call
B, Bs, Ba, B, s, B, CLL, 3 set 1 Then we have -> As we know the set is obtained BI BABI blocks are marked just like associative Thus as we can see the number of cache misses are let serser than the number of coche misser we obtained for similar remarion but with dixed mapping. Since they misses are less we can say that the K-way set associative mapping is faster than disect mapping.





Atranslation look aside buffer (TLB) is a memory cache that is used to reduce the time taken to accent a usex memory location. The TLB stores the recent translations of vistual memory to physical memory and can be called an address-translation cache. In ideal process ue divide our proceniro pages and main menory indo frames, where the pages

are stored. Now a page table is used to obtain

the frame address for a given page.

Now the CPU generates a logical address

with Now, the page as well as the page table both lage offset Now, assuming no page fault occurs, then Time = x + x { time for accessing + Acrang } Pg. table frame Now, withe use of TLB, the since it is an address translation cache the time taken to accom it is for lesser. The logical address generaled by the CPU is sent to TLB to obtain the physical address.

Scanned with CamScanner



| The Li cacho is checked for a match, if HiT |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| occurs then the offset is used to read the |
| corresponding word and that is sent to processo. |
| In case of a miss, it is checked for in the Li |
| cache. If no cache HiT occurs, the the |
| main memory is cheched for the same. |
| In case of a TLB miss, we refer the Page |
| table and then Lilz, main namory in order |
| which takes more time than the lax men method. |
| which takes more time than the former method. Tags are used to check for a valid metch |
| n eile case. |
| |
| First Simplification- |
| - Li cache is a split cache, it requires two |
| |
| · One cache and TLB is for instructions; driven |
| 1 0 0 |
| · One cache and TLB is for data; driven from |
| effective address. |
| and the second s |
| Second Simplification > |
| the way the above access to the same of the |
| All caches and TLBs are dixed mapped. If |
| associative is used, it would replicate |
| each set of comparators, tag memory & data |
| memory. |
| Conned data memories with a n:1 MUX to reled |
| |
| a hit. It total cache size remained same, the cache index would shrink by log 2n bits. |
| |
| |

- As)

a Data Parallelism - It means parallelization

across meeltiple processors in parallel computing

everyonments. It mainly focuses on distributing the

data across different nodes, which operate on the

data in parallel. It can be applied on regular date

etructures like anays and matrices by working

on each element in parallel.

Only one execution thread is operating on all the

rubrets of data thus the speed up is most. The amount

of parallelization in such case is propositional to the

input data size. Thus it helps in optimal load

balancing on multiprocessor system. by the un

of synchronous computation.

b. Task Parallelism > It means parallelization of
the computer codes across multiple processors in parallel
computing expensionments. Task parallelism focuse
on distributing tasks concurrently performed by
processes ox throads across different processors.
In such parallelism, different tasks may be
performed on the same or different sets of
date a asynchronously. The amount of the
parallelization is proportional to the nuter of
independent tasks there the load belancing
depends on the availability of hadware and job
schooleding algorithms



c. function Panallelism. This kind of panallelism is mostly similar to the task panallelism. It is bosed on different functional blocks in our program / application. The application program is split into separate processing units, that communicate with a fixed number other units in such a way that the output of one part serves as the input of another. Its more of of a piplining concept that has been adapted to reduce the computing time.