ECEN 5613	Embedde Lab #2	d System Do Signoff Sho	esign eet		Fall 2014
You will need to obtain the credit for your lab assignme and Wednesday, October 1	nt. Signatures are due	by Friday,	September 20	ing items in or 5, 2014 (Requi	der to receive red Elements
Print your name below, sign working hardware & firmwa	the honor code pledg	ge, circle you	r course numb	er, and then de	emonstrate you
	KET KUMA				
Honor Code Pledge: "On m received unauthorized assist	ny honor, as a Universance on this work. I h	ity of Colora ave clearly a	ado student, I lacknowledged	nave neither gi	ven nor ot my own."
Signoff Charlelist	Student	Signature:	M		
Signoff Checklist Required Elements			7		Frequent
Understands device program and to Understand device program and to Understands device program and to Underst	use logic analyzer to oge of both state and ti PSEN, and NVRAM ic analyzer screen car	ming modes chip select s	. Captures latel	hed address lingic analyzer d	nes A[15:0].
Supplemental Elements (Qua	alifies ECEN 5613 stu	dents for his		re and date	
□ 74LS374 debug port fun		demo for mg	gier grade.)		
Understands timing analy	ysis, setup/hold/propa	gation			
Instructor/TA Comments:			TA signatu	re and date	
FOR INSTRUCTOR USE ON Required Elements Schematics, SPLD code Hardware physical implementation Required Elements functionality Sign-off done without excessive retristudent understanding and skills Overall Demo Quality (Required Element Instructor USE ON FOR INSTRUCTOR USE ON Required Instructor I	Applicable Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding
Supplemental Elements Schematics, SPLD code Hardware physical implementation Supplemental Elements functionality Sign-off done without excessive retric Student understanding and skills	Applicable	Poor/Not Complete	Meets Requirements	Exceeds Requirements	Outstanding

Embedded System Design Lab #2 Signoff Sheet

Fall 2014

You will need to obtain the signature of your instructor or TA on the following items in order to receive credit for your lab assignment. Signatures are due by Friday, September 26, 2014 (Required Elements) and Wednesday, October 1, 2014 (Supplemental Elements).

Print your name below, sign the honor code pledge, circle your course number, and then demonstrate your working hardware & firmware in order to obtain the necessary signatures.


Student Name: ANTKET K		CONTRACTOR OF THE PARTY OF THE			
Honor Code Pledge: "On my honor received unauthorized assistance of	or, as a Univer n this work. I	rsity of Colo have clearly	orado student, I acknowledged	have neither g	given nor not my own."
	Student	Signature:	1	rans	
Signoff Checklist			-	4	
Required Elements					
 Schematic of acceptable quality Pins and signals labeled, decound NVRAM (as EPROM substituty Understands device programmed Demonstrated ability to use lognous Shows detailed knowledge of but data lines D[7:0], ALE, /PSEN, Shows and discusses logic analysts Assembly program and timer IS 	pling capacito e), decode log er. ic analyzer to oth state and t and NVRAM	rs, and two ic, and LED capture bus iming mode.	28-pin wire wra	w fetches from	NVRAM.
			TA signatu	re and date	
Supplemental Elements (Qualifies F	CEN 5613 stu	idents for hi			
74LS374 debug port functional			give grade.		
Understands timing analysis, set	tup/hold/propa	gation	1	look 4	10/1/200
Instructor/TA Comments:					
			TA signatu	re and data	
FOR INSTRUCTOR USE ONLY			TA signatu	re and date	
FOR INSTRUCTOR USE ONLY Required Elements	Not Applicable	Poor/Not Complete	Meets	Exceeds	
FOR INSTRUCTOR USE ONLY Required Elements Schematics, SPLD code fardware physical implementation	Not	Poor/Not Complete			Outstanding
FOR INSTRUCTOR USE ONLY Required Elements Schematics, SPLD code dardware physical implementation Required Elements implementation	Not		Meets	Exceeds	
Required Elements Schematics, SPLD code tardware physical implementation Required Elements functionality Sign-off done without expension	Not		Meets	Exceeds	
Required Elements Schematics, SPLD code dardware physical implementation Required Elements functionality Sign-off done without excessive retries student understanding and skills	Not		Meets	Exceeds	
Required Elements Schematics, SPLD code - dardware physical implementation Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Required Elements)	Not		Meets	Exceeds	
Required Elements Schematics, SPLD code -fardware physical implementation Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY	Not Applicable	Complete	Meets Requirements	Exceeds	
Required Elements Schematics, SPLD code dardware physical implementation Required Elements functionality Sign-off done without excessive retries student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY Supplemental Elements	Not		Meets Requirements	Exceeds Requirements	Outstanding
Required Elements Schematics, SPLD code Hardware physical implementation Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY Supplemental Elements Chematics, SPLD code Chematics, SPLD code Code ardware physical lose	Not Applicable	Complete	Meets Requirements	Exceeds Requirements	
Required Elements Schematics, SPLD code dardware physical implementation Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY Supplemental Elements Chematics, SPLD code lardware physical implementation upplemental Elements functionality light off done without extending the second content of the seco	Not Applicable	Complete	Meets Requirements	Exceeds Requirements	Outstanding
Required Elements Schematics, SPLD code - dardware physical implementation Required Elements functionality Sign-off done without excessive retries Student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY Supplemental Elements Chematics, SPLD code ardware physical implementation upplemental Elements functionality ign-off done without excessive retries tudent understanding and skills	Not Applicable	Complete	Meets Requirements	Exceeds Requirements	Outstanding
Required Elements Schematics, SPLD code dardware physical implementation Required Elements functionality Sign-off done without excessive retries student understanding and skills Overall Demo Quality (Required Elements) FOR INSTRUCTOR USE ONLY Supplemental Elements Chematics, SPLD code ardware physical implementation upplemental Elements functionality ign-off done with the service of the se	Not Applicable	Complete	Meets Requirements	Exceeds Requirements	Outstanding

NOTE: This signoff sheet should be the top/first sheet of your submission.

-> Good Sos implementation with 7-Segment LE12.


-> Submit corrected hold him screenship

1. Square wave




A square wave has been generated as part of Lab2 required element with a frequency of 2.3Hz. Timer 0 Mode 0 was used to generate the delay for square wave.

2. Morse Code 'SOS' signal:



An SOS signal has been generated as an optional element for Lab2.

Morse code SOS implementation on Seven Segment:




3. Using the instruction set summary tables (available in the programmer's guide or instruction set documents), calculate how long the ISR takes to execute once, assuming a clock frequency of 11.0592 MHz. You will likely have some conditional jumps in your ISR code, so make sure to calculate both the longest and shortest time it takes the ISR to execute.

Longest time for ISR to execute = 1.085us * no. of machine cycles in ISR = 1.085us * 18 = 19.53us

Shortest time for ISR to execute = 1.085us * no. of machine cycles in ISR = 1.085us * 10= 10.85us

4. Compare the calculated ISR time to the time measured with the second port pin, which toggles at the beginning and at the end of each ISR execution. Do the calculated and measured times match? Explain any differences you see.


The ISR times have been calculated from the morse code SOS program.



Longest ISR time (measured): 20us

The longest ISR time can be observed when the counter for 217ms has reduced to zero and the instructions within the loop are being executed.


Shortest ISR time (measured): 12us




Shortest ISR time is observed when 217ms for the square wave have not elapsed. The ISR time calculated does not match the measured ISR time due to internal propagation delay of components in toggling the port pin.

5. Using the state mode, capture a sequence of instructions and compare the sequence to the listing file for the code being executed. For the state clock, you can investigate using ALE, PSEN or READ signals.

Below is the capture of sequence of instructions from the Morse listing file.



6. Using the timing mode, measure the time which elapses from when the 74LS373 latches the address supplied by the 8051 to when the PSEN signal is activated during an instruction fetch. Before your demo to the TA, annotate a screen capture to show the measurement of tLLPL in timing mode and prove that your measured time meets the C501 data sheet specification for tLLPL.



Measured time = 90ns

C501 datasheet shows the tLLPL measurement as: tclcl - 25ns

$$= (1/11.0592MHz) - 25ns$$

$$= 65.42$$
ns

Thus, the measured tLLPL time satisfies the minimum requirement.


7. Perform a timing analysis to prove that your design satisfies the setup and hold requirements for the 74LS374. Your timing analysis should consist of two parts. First, calculate your circuit's minimum setup and hold time using the data sheets for the logic chips used in your design. Second, use a logic analyzer to measure the setup and hold time as seen at the '374 chip. Does your measured time satisfy the setup and hold time requirements of the '374?

The circuit's minimum setup time: 20ns

Hold time of circuit: Ons


Below are the snapshots of measured setup and hold times:

Setup time:




The setup time measured is 90ns. The minimum required setup time is 20ns. The measured setup time exceeds the minimum required time and hence satisfies the criteria.

Hold time:




The hold time measured is 650ns. The minimum required setup time is 0ns. The measured hold time exceeds the minimum required time and hence satisfies the criteria.

Propagation Delay:



The propagation delay is measured as 10ns.

LED Driver Circuit calculation:



ISR Count Calculation:

```
ISR Court calculation:
 Required pulse time = 217 ms
 Soln
Loop 10ms for 22 times -> lying 220ms
   10 ms = 9216 = 2400 h
   1.085 us (1 machine cycle)
 : FFFF - 2400 = DBFF 4
Court value DBFFh will give 220 ms delay.
For 217 ms delay, increase the court value such that 3-4ms
seduced.
To get the count to be subtracted:
     x(count) x 1.085 x 10 6 x 16 = 3 ms
         2 = 3×10-3
1.085u×16
         2 = 171 = AB
    DBFF + AB = DCAAL
     THO -> DCh
     TLO - AAL
```