ECEN 5613 Fall 2014

Embedded System Design Lab #1 Signoff Sheet - Software

Week #1 8/25/2014

You will need to obtain the signature of your TA on the following items in order to receive credit.

The software portion of Lab #1 should be completed and signed off by Wed., Sept. 10, 2014 in order to give you time to complete the hardware portion upon receipt of your parts kit. Both signoffs are due by Wednesday, Sept. 17, 2014. You need to submit both of your signoff sheets and other required elements by 11:59pm Thurs., Sept. 18, 2014. Labs completed after the signature due date or submitted after the submission due date will usually receive grade reductions, but there is leniency on Lab #1.

Print your name below and then demonstrate your working hardware/firmware in order to obtain the necessary signatures. All items must be completed to get a signature, but partial credit is given for incomplete labs. Receiving a signature on this signoff sheet does not mean that your work is eligible for any particular grade; it merely indicates that you have completed the work at an acceptable level.

Student Name: ANIKET K	UMAR LA	IA	_			
Student demonstrates detailed register values, editing data must be student assembly program we Student demonstrates detailed	nemory, using brooks correctly	eakpoints, sir	ngle stepping,	uses /overlay	option, etc.)	
Student Answers to Lab Questions						
1. How many bytes of code spa (Show how you arrived at you Code Size? 39 by	ur answer.)	ogram requ	ire?			
2. How long did your program 11.0592 MHz clock and incli you reach the END label. Sh with the signoff sheet.	ude the instruction ow your detaile	ions execute	d from the be	ginning of yo	ur code unt	iľ
Execution Time? 73.78	821 us					
Execution Time?	821 uS			Mayak	9151	2014.
Instructor/TA Comments:			TA signatur	· · Ar	9151	2014.
	Not Applicable	Poor/Not Complete	TA signature Meets Requirements	Exceeds Requirements	Outstanding	2014.

MN	VEMONICS	MACHINE	EXECUTION TIME
EGIN	MOV RO, #Oh MOV RZ, #O3h XCH A, B CJNE A, #Oh, LO MOV 30h, #O1h MOV 20h, #Oh MOV 21h, #Oh	1 1 2 2 2 2	1.085 us 1.085 us 1.085 us 2.1701 us
LO: PROC:	MOV 224,#Oh STMI END XCH A,B SUBB A,B	2 2 1 1 2	1.085 us 1.085 us x 6 2 1701 us x 6
	INC RO MOV R3, A JNZ PROC	1 2	1.085 MS X 5 1.085 MS X 5 2.1701 MS X 5
41:	MOV 204, RO MOV 214, RO MOV A, RO CLR C	2 1 1	2.1701 us 2.1701 us 1.085 us
L2:	RLC A JNC L3 MOV 30h, #FO2h	2	1.085 us x 3 2.1701 us x 3
L3:	MOV 224, A SJMP END DJNZ R2, L2 MOV 224, A	2 2	2.1701 × 3
END:	MOV 304, #Oh SJMP BEGIN	2	1.085 us 2.1701 us

ECEN 5613 Fall 2014

Embedded System Design Lab #1 Signoff Sheet - Hardware

Week #1 8/25/2014

Print your name below, answer the questions, and then demonstrate your working hardware in order to obtain the necessary signatures. All items must be completed to get a signature.

	,	F	8	
Studer	It Name: ANIKET KUMAR	LATA	_	
Check				
Po RS	hematic of acceptable quality, Stans and signals labeled, decoupling ounting hardware present (e.g. stanswer switch and LED, voltage regions of the swer-on Reset (RC) and Run-time S-232 connector mounted, 74LS3 ogic outputs correct (e.g. SPLD goudent displays good knowledge of the sak to peak noise measured across scillator functional (check for conscious contents).	Reset (pushbutton), Constitution of /READ and of oscilloscope	2501 bypass cap is present fred ad/CSPERIPH; view SPL	D code)
Stude	nt Answers to Lab Questions			
1. W	hat voltage is present at the reg	gulator input? Use a d	igital multimeter7	1.63 V
2. W	hat voltage is present at the reg	gulator output? Use a	digital multimeter.	5.01 V
3. W	hat peak to peak noise is presen	nt across the processo	r VCC and GND? Use a	n oscilloscope.
M	easured value at processor package	ge pins on top side of b	12	
M	easured value at wire wrap socke	et pins on bottom side o	of board: 304.60 ml	
os	ow long is the processor held in scilloscope and try to measure the sise from ALE is observed on the	time between the release		
	leasured value:		illoscope 1.845	MHz
5. W	hat frequency is present at the	ALE pin? Use an osc	moscope	
¥ 4	to/TA Commontes	_	TA signature and da	09/16/14
Instru	ictor/TA Comments:			
FOR	NSTRUCTOR USE ONLY	Not Poor/Not Applicable Complete	Meets Exceed Requirements Requirem	
Hardwa Require Sign-off	atics, SPLD code are physical implementation and Elements functionality and done without excessive retries a understanding and skills			
Overall	Demo Quality		12	
Sche	This submission sheet should be the sec	cond sheet of your submission	te groundleg teegulato	
	V	in Pulle	10 goeselogs	2

- Labelling of SPLD is above the were wrapping

Submission Sheet

Instructions: Print your name below and sign the honor code pledge. Separate the signoff and submission sheets from the rest of the lab and turn in a scan (or clear picture) of these signed forms, the items in the checklist below, and the answers to any applicable lab questions to the TA or instructor in order to receive credit for your work. No cover sheet please. Submit as many items as possible electronically via Desire2Learn, to reduce paper usage.

In addition to the items listed on the signoff checklist, be sure to review the lab for additional requirements for submission, including:

- Scan of signed and dated software signoff sheet as the top sheet (No cover sheet please)
- Scan of signed and dated hardware signoff sheet as the second sheet

Student Name: ANTKET KUMAR LATA

Scan of submission sheet with signed honor code pledge as the third sheet

SPLD in the upcoming labs in the decoding logic.

- Full copy of complete and accurate schematic of acceptable quality (all components shown).
- Fully, neatly, and clearly commented code in .LST file. Ensure your printout is easy to read.

Make copies of your code, SPLD code, and schematic files and save them as an archive.

Honor Code Pledge: "On my honor, as a University of Colorado student, I have neither given nor received unauthorized assistance on this work. I have clearly acknowledged work that is not my own."
Student Signature:
 How much power is dissipated in the regulator, assuming a load current of 200mA? Assume that the regulator is drawing the max quiescent current shown in the data sheet (use the correct data sheet for the regulator you have on your board). Neatly show all your work.
FQ= Max quiescent curvent = 6 m A for voltage regulator 7805 CT
Power dissipated in the regulator = Parpert - Printer = Vi Ii - Vo Io
Load auvient of the rigulator is assumed as 200 mg
i. Io = 200mA, Vé (observed) = 7.63 V Vo (observed) = 5.01 V Now, Ii = IQ + Io = 6mA + 200mA = 206mA Hence, Power dissipated in the regulator = Pinput - Poutput = (7.63 × 206m) - (5.01 × 200m)
Calculated value: 569.78 mW = 569.78 mW
core of by me. This lab provided a good understanding of 8051 basic exter circulty and the internal architecture, memory organization, internation set. Brogramming the SPLD was something new that I learnit g aim to use the