

Instruction Class	Instruction Mnemonic
Data Transfers	LW, SW, L.D, S.D
Arithmetic/ logical	DADD, DADDI, DSUB, DSUBI, AND, ANDI, OR, ORI, ADD.D, MUL.D, DIV.D, SUB.D
Control	J, BEQ, BNE
Special purpose	HLT (to stop fetching new instructions)

The table below shows the number of cycles each instruction takes in the EX stage.

Instructions	Number of Cycles in "Execute" Stage
HLT, J	0 Cycles (finish in issue stage)
BEQ, BNE	0 Cycle (finish in Read stage)
DADD, DADDI, DSUB, DSUBI, AND, ANDI, OR, ORI	1 Cycle
LW, SW, L.D, S.D	1 Cycle + memory access time (D-Cache)
ADD.D, SUB.D	2 Cycles
MUL.D	30 Cycles
DIV.D	50 Cycles

Example

inst.txt

```
L.D F1, 4(R4)
GG:
     L.D F2, 8(R5)
     ADD.D F4, F6, F2
     SUB.D F5, F7, F1
     MUL.D F6, F1, F5
     ADD.D F7, F2, F6
     ADD.D F6, F1, F7
     DADDI R4, R4, 2
             R5, R5, 2
     DADDI
     DSUB
             R1, R1, R2
             R1, R3, GG
     BNE
     HLT
```

config.txt

2 FT Adders

2 FT Multipliers

FT Division units

Example: with	iout memory mierarchy
(1	st iteration)

Write

7

13

17

14

46

50

54

51

55

59

Exec

6

12

16

13

45

49

53

50

54

58

RAW

Ν

Ν

Υ

Ν

Υ

Υ

Υ

Ν

Ν

Ν

Y

Ν

WAR

N

Ν

Ν

Ν

Ν

Ν

Ν

Ν

N

Ν

Ν

Ν

WAW

Ν

Ν

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Ν

Ν

Ν

Struct

Ν

Υ

Ν

Ν

Ν

Υ

Ν

Ν

Υ

Υ

Ν

Ν

Example: without	Memory	nierarchy
(1st ite	eration)	

Read

3

9

14

11

15

47

51

49

53

57

60

Instruction

L.D F2, 8(R5)

ADD.D F4, F6, F2

SUB.D F5, F7, F1

MUL.D F6, F1, F5

ADD.D F7, F2, F6

ADD.D F6, F1, F7

DADDI R4, R4, 2

DADDI R5, R5, 2

R1, R1, R2

R1, R3, GG

DSUB

BNE

HLT

GG: L.D F1, 4(R4)

<u>Fetch</u>

1

2

8

9

10

11

15

47

48

52

56

57

<u>Issue</u>

2

8

9

10

11

15

47

48

52

56

57

58

Example:	Without	Memory	Hierarchy
	/4 ct :1 -		

- VV	ILIIO	ut N	иенн		П	31 ai	CI	y
	<u>(2nd</u>	iter	<u>atio</u>	<u>n)</u>				

RAW

Ν

Ν

Υ

Ν

Υ

Υ

Υ

Ν

Ν

Ν

Y

Ν

<u>Write</u>

67

73

77

74

106

110

114

111

115

119

Exec

66

72

76

73

105

109

113

110

114

118

WAR

N

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

WAW

Ν

Ν

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Ν

Ν

Ν

Struct

Ν

Υ

Ν

Ν

Ν

Υ

Υ

Ν

Υ

Υ

Ν

Ν

Example.	WILLIOUT MEILIO	ry mierarchy
	(2 nd iteration)	

<u>Read</u>

63

69

74

71

75

107

111

109

113

117

120

Issue

62

68

69

70

71

75

107

108

112

116

117

118

Fetch

61

62

68

69

70

71

75

107

108

112

116

117

Instruction

GG: L.D F1, 4(R4)

L.D F2, 8(R5)

ADD.D F4, F6, F2

SUB.D F5, F7, F1

MUL.D F6, F1, F5

ADD.D F7, F2, F6

ADD.D F6, F1, F7

DADDI R4, R4, 2

DADDI R5, R5, 2

R1, R1, R2


R1, R3, GG

DSUB

BNE

HLT

Example:	Without	Memory	Hierarchy	
	(Ond !)	(* \		



LAamp	16.	VVILI	I IAIC		ıyı	aic	ııy	
		<u>(1st</u>	itera	atior	<u>1)</u>			
								т

Exec

28

56

60

35

75

79

83

80

92

96

<u>Write</u>

29

57

61

36

76

80

84

81

93

97

RAW WAR

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Υ

Υ

Ν

Ν

Ν

Υ

WAW

Ν

Ν

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Ν

Ν

Struct

N

Υ

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Υ

Ν

LXample.	AAITH MEHIOL	y inclaidily
	(1st iteration)	

Example:	with Memory	Hierarchy
	(1st iteration)	

<u>Read</u>

14

31

58

33

45

77

81

79

91

95

98

<u>Issue</u>

13

30

31

32

44

45

77

78

90

94

95

96

Fetch

12

13

30

31

43

44

45

77

89

90

94

95

Instruction

L.D F2, 8(R5)

ADD.D F4, F6, F2

SUB.D F5, F7, F1

MUL.D F6, F1, F5

ADD.D F7, F2, F6

ADD.D F6, F1, F7

DADDI R4, R4, 2

DADDI R5, R5, 2

R1, R1, R2

R1, R3, GG

DSUB

BNE

HLT

GG: L.D F1, 4(R4)

IC. V	VILI	INIC		ГУП	aic	ııy
	(2 nd	iter	<u>atio</u>	<u>n)</u>		

Read

101

118

134

120

124

156

160

158

162

166

169

Instruction

GG: LD F1, 4(R4)

LD F2, 8(R5)

ADD.D F4, F6, F2

SUB.D F5, F7, F1

MUL.D F6, F1, F5

ADD.D F7, F2, F6

ADD.D F6, F1, F7

DADDI R4, R4, 2

DADDI R5, R5, 2

R1, R1, R2

R1, R3, GG

DSUB

BNE

HLT

Fetch

99

100

117

118

119

120

124

156

157

161

165

166

Issue

100

117

118

119

120

124

156

157

161

165

166

167

RAW

Ν

Ν

Υ

Ν

Υ

Υ

Υ

Ν

Ν

Ν

Υ

Ν

WAR

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

Ν

WAW

Ν

Ν

Ν

Ν

Ν

Ν

Υ

Ν

Ν

Ν

Ν

Ν

Struct

Ν

Υ

Ν

Ν

Ν

Υ

Υ

Ν

Υ

Υ

Ν

Ν

<u>Write</u>

116

133

137

123

155

159

163

160

164

168

Exec

115

132

136

122

154

158

162

159

163

167

Example:	With	Memory	Hi	era	rcl	ny
	/Ond	itaration)				

Output

clock cycle that instruction leaves each stage

Hazards that caused stalls

<u>Instruction</u>	<u>Fetch</u>	<u>Issue</u>	Read	<u>Exec</u>	<u>Write</u>	RAW	<u>WAR</u>	<u>WAW</u>	<u>Struct</u>
GG: LD F1, 4(R4)	12	13	14	28	29	N	N	N	N
LD F2, 8(R5)	13	30	31	56	57	N	N	N	Υ
:									
:				l					
DSUB R1, R1, R2	161	165	166	167	168	N	N	N	Υ
BNE R1, R3, GG	165	166	169			Υ	N	N	N
HLT	166	167				N	N	N	N

Total number of access requests for instruction cache: 24

Number of instruction cache hits: 21

Cycle number of last stage (memory for load/store)

Total number of access requests for data cache: 8

Number of data cache hits: 4

A branching instruction terminates in "Read" stage and does not have entries in the Exec and Write stages.