

DIGITAL ELECTRONICS

NOT GATE (unary operator)




A	$\bar{A}$
0	1
1	0

AND GATE (binary operator)



A	B	$Y = A \cdot B$
0	0	0
0	1	0
1	0	0
1	1	1


OR GATE



A	B	$Y = A + B$
0	1	1
0	0	0
1	1	1
1	0	1


UNIVERSAL GATES.

(1). NOR GATE



A	B	$Y = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

(3). NAND GATE




A	B	$Y = \overline{A \cdot B}$
0	0	1
0	1	1
1	0	1
1	1	0

(3). XOR GATE (Exclusive or Gate). [XOR Gate produces output 1 for only those input combination that have odd no. of ones.]

A	B	$A \oplus B$
0	0	0
0	1	1
1	0	1
1	1	0


$$A \oplus B = A \cdot \bar{B} + B \cdot \bar{A}$$



(4). XNOR GATE (~~NOT~~ XOR GATE)

It produces output 0 for only those, whose input combination have odd no. of ones.

A	B	$A \oplus B$
0	0	1
0	1	0
1	0	0
1	1	1



$$Y = A \cdot \bar{B} + B \cdot \bar{A}$$

$$Y =$$

A	B	A
1	1	0
0	0	0
1	1	1
0	0	1

★ SOME IMP. LAWS.

$$\begin{cases} (1). & A + 0 = A \\ (2). & A \cdot 0 = 0 \end{cases}$$

$$\begin{cases} (14). & A(B+C) = A \cdot B + A \cdot C \\ (15). & A + (B \cdot C) = (A+B)(A+C) \end{cases}$$

$$\begin{cases} (3). & A + 1 = 1 \\ (4). & 1 \cdot A = A \end{cases}$$

$$\begin{cases} (16). & A + AB = A \\ (17). & A \cdot (A+B) = A \end{cases}$$

$$\begin{cases} (5). & A + A = A \\ (6). & A \cdot A = A \end{cases}$$

$$(18). & A + \bar{A}B = A + B.$$

$$\begin{cases} (7). & A + \bar{A} = 1 \\ (8). & A \cdot \bar{A} = 0 \end{cases}$$

(19). DEMORGAN'S LAW.

$$(i). & \overline{(A+B)} = \bar{A} \cdot \bar{B}$$

$$(ii). & \overline{A \cdot B} = \bar{A} + \bar{B}$$

$$(9). & \overline{\bar{A}} = A$$

$$\begin{cases} (10). & A+B = B+A \\ (11). & A \cdot B = B \cdot A \end{cases}$$

$$(12). & A(B+C) = (A+B) \cdot C$$

$$(13). & A \cdot (B \cdot C) = (A \cdot B) \cdot C$$

$$\begin{aligned} & \star \star \star xy + yz + \bar{x}z = xy + \bar{x}z \\ & \text{LHS} \\ & = xy + 1 \cdot yz + \bar{x}z \\ & = xy + (x + \bar{x})yz + \bar{x}z \\ & = xy + xy + \bar{x}y + \bar{x}z + \bar{x}z \\ & = xy(1+z) + \bar{x}z(y+1) = xy + \bar{x}z \end{aligned}$$

* Boolean expression can be of 2 types $\Rightarrow$

(1). Minterm (SOP) $\Rightarrow$ - A minterm is a product of all the literals within the logic system.

* CANONICAL EXPRESSION

A boolean expression composed entirely either of minterm or maxterm, is referred to as canonical expression.

Q. Write S.O.P. $\Rightarrow$

x	y	z	f	S.O.P
0	0	0	0	
0	0	1	0	
0	1	0	1	$\leftarrow \bar{x} \cdot y \cdot \bar{z}$
0	1	1	1	$\leftarrow \bar{x} \cdot y \cdot z$
1	0	0	0	
1	0	1	0	
1	1	0	0	
1	1	1	1	$\leftarrow xyz$

$$S.O.P = f = \bar{x}y\bar{z} + \bar{x}yz + xyz$$

Q. Write S.O.P

16 8 4 2 1

$$F(x, y, z) = \sum (0, 3, 4)$$

$$m_0 = 000 = \bar{x}\bar{y}\bar{z}$$

$$m_3 = 011 = \bar{x}yz$$

$$m_4 = 100 = x\bar{y}\bar{z}$$

$$S.O.P = \bar{x}\bar{y}\bar{z} + \bar{x}yz + x\bar{y}\bar{z}$$

(P.O.S)
2). MAXTERM $\Rightarrow$ A max-term is a product of all the literal with in the logic system.

Q. Write POS $\Rightarrow$

$$Y = \bar{A} \cdot (B+C)$$

$$Y = (\bar{A} + B\bar{B} + C\bar{C}) (A\bar{A} + B + C)$$

$$= (\bar{A} + B\bar{B} + C) \cdot (\bar{A} + B\bar{B} + \bar{C}) \cdot (A + B + C) (\bar{A} + B + C)$$

$$= (\bar{A} + B\bar{B} + C) \cdot (\bar{A} + \bar{B} + C) \cdot (\bar{A} + \bar{C} + B) (\bar{A} + \bar{B} + \bar{C}) \cdot (A + B + C)$$

$$= (\bar{A} + B + C) (\bar{A} + \bar{B} + C) \cdot (\bar{A} + \bar{C} + B) (\bar{A} + \bar{B} + \bar{C}) \cdot (A + B + C)$$

$$= (A + B + C) (\bar{A} + B + C) \cdot (\bar{A} + \bar{B} + C) \cdot (\bar{A} + B + \bar{C}) \cdot (\bar{A} + \bar{B} + \bar{C})$$

$$\begin{aligned}
 & (i). \quad (x+y)(y+z)(z+x) \\
 & \quad (x+y+z\bar{z})(x\bar{x}+y+z)(x+y\bar{y}+z) \\
 & = (x+y+z)(x+y+\bar{z})(\cancel{x+y+z})(\bar{x}+y+z)(\cancel{x+y+z})(x+\bar{y}+z) \\
 & = (x+y+z)(\bar{x}+y+z)(x+\bar{y}+z)(x+y+\bar{z})
 \end{aligned}$$

Q. Write P.O.S $\Rightarrow$

x	y	z	F	POS
0	0	0	1	
0	0	1	0 $\leftarrow$	$x+y+\bar{z}$
0	1	0	1	
0	1	1	0 $\leftarrow$	$x+\bar{y}+\bar{z}$
1	0	0	1	
1	0	1	0 $\leftarrow$	$\bar{x}+\bar{y}+\bar{z}$
1	1	0	1	
1	1	1	1	

$$P.O.S = (x+y+\bar{z})(x+\bar{y}+\bar{z})(\bar{x}+\bar{y}+\bar{z})$$

Q. Write P.O.S $\Rightarrow$

$$F(a,b,c,d) = \prod (1, 13, 14, 15)$$

$$m_1 = 0001 \rightarrow A+B+C+\bar{D}$$

$$m_{13} = 1101 \rightarrow \bar{A} + \bar{B} + C + \bar{D}$$

$$m_{14} = 1110 \rightarrow \bar{A} + \bar{B} + \bar{C} + D$$

$$m_{15} = 1111 \rightarrow \bar{A} + \bar{B} + \bar{C} + \bar{D}$$

$$POS = (A+B+C+\bar{D})(\bar{A}+\bar{B}+C+\bar{D})(\bar{A}+\bar{B}+\bar{C}+D)(\bar{A}+\bar{B}+\bar{C}+\bar{D})$$

KARNAUGH MAP (K-MAP).

(i). FOR S.O.P

For (2).

	B	$\bar{B}$	B
$\bar{A}$	0	1	
A	2	3	

For 3 variables.

	BC	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$		0	1	3	2
A		4	5	7	6

For 4 var.

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$		0	1	3	2
$\bar{A}B$		4	5	7	6
AB		12	13	15	14
$A\bar{B}$		8	9	10	11

Q. $F(a, b, c, d) = \sum (0, 2, 3, 4, 6, 7, 8, 10, 12)$

	CD	$\bar{C}\bar{D}$	$\bar{C}D$	CD	$C\bar{D}$
$\bar{A}\bar{B}$	1			1	1
$\bar{A}B$	1			1	1
AB	1				
$A\bar{B}$	1				1

(I) (II) (III)

S.O.P = $\bar{C}\bar{D} + \bar{A}C + \bar{B}\bar{D}$

OR.

Ist Quod = $m_0 + m_4 + m_{12} + m_8$

= $\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}B\bar{C}\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$

= $\bar{C}\bar{D}$ (after reducing AB)

IInd Quod = $m_3 + m_2 + m_7 + m_6$

= $\bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}BC\bar{D}$

= $\bar{A}C$

IIIrd Quod = $m_0 + m_2 + m_8 + m_{10} = \bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}C\bar{D}$


= $\bar{B}\bar{D}$.

BASIC GATES USING NOR GATES.


(1) NOT $\rightarrow x \rightarrow \bar{x}$



(2) ~~AND~~ OR ~~A~~ ~~B~~ ~~A.B~~



(3) ~~OR~~ ~~A~~ ~~B~~ ~~A+B~~ AND




BASIC GATES USING NOR GATES.


(1) NOT $\rightarrow x \rightarrow \bar{x}$



(2) ~~AND~~ OR ~~A~~ ~~B~~ ~~A.B~~




(3) ~~OR~~ ~~A~~ ~~B~~ ~~A+B~~ AND



COMBINATIONAL CIRCUITS.

The output of combinational circuit depends on its present inputs only.



- * Combinational circuits perform a specific information processing operation. Fully specified logically by a set of Boolean functions.
- * Combinational consists of input variable, output variables & logic gates.
- * Logic gates accept signals from the inputs & generate signals to the outputs.

DESIGN PROCEDURE.

- (1). No. of available input variable & req. output variables are determined.
- (2). The input & output variable are assigned letter symbols.
- (3). Truth table is derived that defines the required relationship b/w inputs & outputs variables.
- (4). Simplified Boolean function for each output is obtained.
- (5). Then, the logic diagram is drawn with the help of logic gates.

* Memory unit is not required.

* It is faster than seq. circuits becoz delay is only due to propagation delay of gates.

* It is easy to design.


Ex → Adder, Code Converter, multiplexer, Subtractor, etc.

HALF ADDER

It adds the 2 inputs (A & B) & produces the sum (S) & the carry (C).

It perform the Arithmetic operation of addition of 2 single bit words.

Block Diagram -



Truth Table.

Input		output	
A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\begin{array}{r} 1 \\ + 1 \\ \hline 2 \end{array} \rightarrow \text{Binary} = 10$$

K-Map for S & C
for S →

B \ A	0	1
0	0	1
1	1	0

$$S(A, B) = \sum (1, 2)$$

→ XOR Gate.


$$S = \bar{A}B + A\bar{B} = A \oplus B$$

Logic Diagram for C →

B \ A	0	1
0	0	0
1	0	1

$$C = A B$$

Logic Diagram.




(Half-Adder)'s logic Diagram.

★ It does not take carry from previous sum.

A Full adder is a Full ADDER comb. circuit that adds 2 bits & a carry bit. It has 3 input & 2 output.

Block Diagram



Truth table

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-M AP for S & Cout

for S.

Cin \ AB	00	01	11	10
0		1		1
1	1		1	

$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + AB C_{in} + A\bar{B}\bar{C}_{in}$$


$$= C_{in}(AB + \bar{A}\bar{B}) + \bar{C}_{in}(A\bar{B} + \bar{A}B)$$

$$= \underbrace{C_{in}}_X \underbrace{(A \oplus B)}_Y + \underbrace{\bar{C}_{in}}_X \underbrace{(A \oplus B)}_Y$$

$$S = C_{in} \oplus (A \oplus B)$$

A Full adder is a Full ADDER comb. circuit that adds 2 bits & a carry bit. It has 3 input & 2 output.

Block Diagram



Truth table

A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K-M AP for S & Cout

for S.

Cin \ AB	00	01	11	10
0		1		1
1	1		1	


$$S = \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + AB C_{in} + A\bar{B}\bar{C}_{in}$$

$$= C_{in}(AB + \bar{A}\bar{B}) + \bar{C}_{in}(A\bar{B} + \bar{A}B)$$

$$= \underbrace{C_{in}}_X \underbrace{(A \oplus B)}_Y + \underbrace{\bar{C}_{in}}_X \underbrace{(A \oplus B)}_Y$$

$$S = C_{in} \oplus (A \oplus B)$$

FULL SUBTRACTOR.




A	B	C	D	B ₀
0	0 = 0	0 = 0	0	0
0	0 = 0	1 = 1	1	1
0	1 = 1	0	1	1
0	1 = 1	1	0	1
1	0 = 1	0	1	0
1	0 = 1	1 = 0	0	0
1	1 = 0	0	0	0
1	1 = 0	1 = 1	1	1

$$\begin{aligned} D &= A \oplus B \oplus C \\ B_0 &= BC + \bar{A}C + \bar{A}\bar{B} \end{aligned} \quad \left\{ \begin{array}{l} \text{using K-Map} \end{array} \right.$$


SEQUENTIAL CIRCUITS.

- * The output variables at any instant of time depend on present input and also on present state i.e., on past history of the system.
- * Memory unit is required to store the past history of input variables.
- * It is slower than comb. circuit becoz delay is due to propagation delay of gates & due to memory element also.
- * It is comparatively harder to design.

Ex → Latch, Flip-Flops, Counter, Register, etc.



Block diagram of Comb. Circuit.



Block diagram of Seq. Circuit.

$$\text{Seq. Circuit} = \text{C.C} + \text{M.E.}$$

Synchronous

Sequential Circuit.

(Jo clock k help se control hota h)

Asynchronous

Seq. circuit

(Jo clock se control nhi hota)

Syn. S.C

- (1). Seq. Circuits which are controlled by a clock are called Syn. S.C.
- (2). The change in input signals can affect memory elements only on activation of clock signal.
- (3). Slower than Asy. bcoz - depends on clock.

Syn. S.C Ex -

LATCHES


- (1). Latches are building blocks of seq. C. & these can be built from logic Gates.
- (2). Latches are sensitive to the duration of the pulse & can send or receive the data when switch is on.



- (3). It is based on the enable input.
- (4). It is a level triggered, it means, that the output of the present state & input of the next state depends on the level that is binary input 1 or 0.

Asyn. S.C


- (1). The seq. circuits which are not controlled by a clock are asy. S.C.
- (2). The change in input signals can affect memory elements at any instant of time.
- (3). Faster than syn. S.C due to absence of clock.

Flip-flops.

- (1). Flip-flop are also building blocks of seq. C. but these can be built from latches.
- (2). Flip-flop is sensitive to a signal change. They can transfer data only at a single instant & data cannot be changed until next signal change.

- (3). It is based on clock pulses.
- (4). It is an edge triggered, it means that output & next state input changes when there is a change in clock pulse whether it may be +ive or -ive clock.




Flip-flop




Latch

SR- Flip-Flop:

- S-R stands for Set-Reset.
- The S & R inputs of the S-R flip-flop are called synchronous control inputs because data on these inputs affect the flip-flop's output only on the triggering edge of the clock pulse.
- Without a clock pulse, the S & R inputs cannot affect the output.
- Clock pulse can be +ive or -ive.






Truth Table.

CLK	S	R	Q_0	$\bar{Q}_0$
0	X	X	No change	No change.
↑	0	0	No change.	
↑	0	1	0	1 → Reset
↑	1	0	1	0 → Set.
↑	1	1	Forbidden state.	

Don't care (symbol)

Characteristic Table.

PRESENT STATE Q_n	S	R	NEXT STATE Q_{n+1}
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	X (Don't care) condn
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	X (Don't care)



$$Q_{n+1} = R + S\bar{Q}_n$$

characteristic eqⁿ.

EXCITATION TABLE.





Q_n	Q_{n+1}	S	R
0	0	0	x
0	1	1	0
1	0	0	1
1	1	x	0

S	R	S	R
0	0	1	0
0	1		
0	x		
		S	R
		0	0
		1	0
		x	0

J-K Flip-Flop.
J-K stands for Jack Kilby

★ Function of J-K is similar to S-R Flip-Flop, except that it has no invalid state like that of the S-R Flip-Flop.

★ J-K Flip-Flop can be obtained from S-R Flip-Flop by connecting Q_0 to R & $\bar{Q}_0$ to S .



$Q_0 = 0$
 $\bar{Q}_0 = 1$

CLK	J	K	Q	$\bar{Q}_0$
0	X	X	No change	
↑	0	0	No change	
↑	0	1	0	1
↑	1	0	1	0
↑	1	1	Previous state complement.	

PREVIOUS STATE 'Q _n '	J	K	NEXT STATE 'Q _{n+1} '	CHARACTERISTIC TABLE
0	0	0	0	
0	0	1	0	
0	1	0	1	
0	1	1	1	
1	0	0	1	
1	0	1	0	
1	1	0	1	
1	1	1	0	

K \ Q _n J	00	01	11	10
0	0	1 ₂	1 ₆	1 ₄
1	1 ₁	1 ₃	1 ₇	1 ₅

$$Q_{n+1} = \bar{Q}_n J + Q_n \bar{K}$$

↓
Characteristic eqⁿ

EXCITATION TABLE.

Q _n	Q _{n+1}	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

J	K
0	0
0	1
1	0
1	1





J	K
1	0
1	1
1	1
1	X

J	K
0	0
0	0
1	0
1	0

J	K
0	1
1	1
1	1
X	1

D-Flip-Flop


- D stands for delay. So, it is called Delay flip-flop.
- D flip-flop has only one input terminal.
- D flip-flop can be obtained from S-R f.f by just putting one inverter b/w S & R terminal.



CLK	D	Q_0	$\bar{Q}_0$
0	X	No change	
↑	0	0	1
↑	1	1	0

Characteristic table



PRESENT STATE	D	NEXT STATE
Q_n		Q_{n+1}
0	0	0
0	1	1
1	0	0
1	1	1



Excitation Table

Q_n	Q_{n+1}	D
0	0	0
0	1	1
1	0	0
1	1	1

- $\rightarrow$ T stands for Toggle, so it is called Toggle Flip-Flop.
 $\rightarrow$ T.F.F. has only one input terminal.
 $\rightarrow$ T.F.F. can be obtained from J.K F.F by just joining J & K terminal together.
 $\rightarrow$ T.F.F are not widely available commercially becoz it is easy to convert a J.K F.F to T.F.F & labelling the connection as T.



clk	T	Q_{n+1}
0	X	Q_n
↑	0	Q_n
↑	1	$\bar{Q}_n$

PRESENT STATE Q_n	T	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

	0	1
0	0	1 ₂
1	1 ₁	3

$$Q_{n+1} = \bar{Q}_n T + Q_n \bar{T}$$

$$Q_{n+1} = Q_n \oplus T$$

Excitation Table.

Q_n	Q_{n+1}	T
0	0	0
0	1	1
1	0	1
1	1	0