

A Project Report

on 16 Bit RISC Processor

Created By -

Anirban Nath anirbannath3@gmail.com




16 Bit RISC Processor

Design

ALU

```
`timescale 1ns / 1ps
                                                     //ALU operations
                                                       always @(negedge I_clk) begin
//module declarations
module alu(
                                                        if(I_en) begin
  //input declarartion
                                                      case(opcode)
  input I_clk,
input I_en,
                                                       add: begin
input [4:0] I_aluop,
                                                         int_result <=(op_lsb? ($signed(I_dataA)+ $signed(I_dataB))</pre>
input [15:0] I_dataA,
                                                     :(I_dataA)+(I_dataB));
input [15:0] I_dataB,
                                                       O_shldBranch <=0;
input [7:0] I_Imm,
                                                       end
//output declarartion
                                                       sub: begin
output [15:0] O_dataResult,
                                                         int_result <=(op_lsb? ($signed(I_dataA)- $signed(I_dataB))</pre>
output reg O_shldBranch
                                                     :(I_dataA)-(I_dataB));
                                                       O_shldBranch <=0;
);
                                                       end
//reg/wire declarartion
 reg [17:0] int_result;
                                                       or1: begin
wire [3:0] opcode;
                                                         int_result <= I_dataA | I_dataB;</pre>
wire op_lsb
                                                       O_shldBranch <=0;
                                                       end
//initial block
                                                       and1: begin
  int_result <=0;
                                                         int_result <= I_dataA & I_dataB;
                                                       O_shldBranch <=0;
//assign values
                                                       end
  assign op_lsb = I_aluop[0];
  assign opcode =I_aluop[4:1];
                                                       xor1: begin
                                                         int_result <= I_dataA ^ I_dataB;</pre>
//parameter declaration
                                                       O_shldBranch <=0;
localparam add=0,
                                                       end
      sub=1.
   or1 = 2,
                                                       not1: begin
   and1 =3,
                                                         int_result <= ~I_dataA;
   xor1 =4,
                                                       O_shldBranch <=0;
   not1 =5,
                                                       end
   load=8,
   cmp=9, //compare
                                                       load: begin
   shl=10, //shift by left
                                                         int_result <= (op_lsb ? {I_lmm, 8'h00} : {8'h00, I_lmm});
                                                       O_shldBranch <=0;
   shr=11, //shift by right
   jmpa=12, //jump address
                                                       end
   jmpr=13; //jump resgiter
```



Instruction Decoder

```
`timescale 1ns/1ps
                                                        `timescale 1ns/1ps
//module instruction decoder
                                                        module cntrl_unit(
module Inst_Dec(
                                                          //input declaration
 //input declaration
                                                          input I_clk,
 input I_clk,
                                                         input I_reset,
 input I_en,
 input [15:0] I_inst,
                                                          //output declaration
                                                          output O_enfetch,
 //output declarartion
 output reg [4:0] O_aluop,
                                                         output O_endec,
 output reg [3:0] O_selA,
                                                         output O_enrgrd,
                                                         output O_enrgwr,
 output reg [3:0] O_selB,
 output reg [3:0] O_selD,
                                                         output O_enalu,
 output reg O_regwe,
                                                         output O_enmem
 output reg O_Imm
                                                        );
);
                                                          reg [5:0] state; //reg declaration
 //initial Block
                                                         initial begin
                                                          state <=6'b000001;
 initial begin
                                                         end
    O_aluop <=0;
 O_selA <=0;
                                                         always @(posedge I_clk) begin
 O_selB <=0;
 O_selD <=0;
                                                          if(I_reset)
                                                            state <=6'b000001;
 O_lmm <=0;
                                                         else begin
 O_regwe <=0;
                                                           case (state)
  end
                                                             6'b000001: state<=6'b000010;
always @(negedge I_clk) begin
                                                           6'b000010: state<=6'b000100;
                                                           6'b000100: state<=6'b001000;
  if(I_en) begin
                                                           6'b001000: state<=6'b010000;
    O_aluop <= I_inst [15:11]; //OPCODE
                                                           6'b010000: state<=6'b100000;
  O_selA <= I_inst [10:8]; //REG A
                                                           endcase
  O_selB <= I_inst [7:5]; //REG B
                                                         end
  O_selD <= I_inst [4:2]; //REG D
  O_Imm <= I_inst [7:0]; // IMM DATA
                                                         end
                                                         assign O_enfetch =state [0];
   case (I_inst [15:12])
                                                         assign O_endec =state [1];
  4'b0111: O_regwe<=0;
                                                         assign O_enrgrd =state [2];
  4'b1100 : O_regwe<=0;
                                                         assign O_enalu =state [3];
                                                         assign O_enrgwr =state [4];
  4'b1101: O_regwe<=0;
                                                         assign o_enmem =state [5];
  default: O_regwe<=1;
  endcase
                                                        endmodule
  end
end
endmodule
```

Control Unit

RAM

Program Counter

`timescale 1ns/1ps

```
`timescale 1ns/1ps
//module declarations
module fake RAM(
 //input declarations
 input I_clk,
 input I_we,
 input [15:0] I_addr,
 input [15:0] I_data,
 //output
 output [15:0] O_data
);
 //memeory declarations
 reg [15:0] mem [8:0];
 reg [15:0] O_data;
 //initialize regsiters
 initial begin
 mem[0]=16'b100000011111110;
  mem[1]=16'b1000100111101101;
 mem[2]=16'b0010001000100000;
  mem[3]=16'b1000000011111111;
  mem[4]=16'b110000000111110;
  mem[5]=16'b1010000011100110;
  mem[6]=16'b1000001111111110;
  mem[7]=0;
  mem[8]=0;
  O_data =16'b000000000000000;
end
//RAM operations
always @(negedge I_clk) begin
 if(I_we) begin
  mem[l_addr [15:0]] <=l_data;
    O_data<= mem[I_addr [15:0]];
end
```

endmodule

```
//module defination
module pc_unit(
 //input
input I_clk,
input [1:0] I_opcode,
input [15:0] I_pc,
//output
output reg [15:0] O_pc
 //initial block
initial begin
  O_pc<=0;
end
//Program counter state
always @(negedge I_clk) begin
 case (I_opcode)
  2'b00: O_pc <=O_pc;
 2'b01: O_pc <= O_pc+1;
 2'b10: O_pc <=I_pc;
 2'b11: O_pc <=0;
 endcase
 end
endmodule
```

Register Handler

```
`timescale 1ns/1ps
// Register File Module
module reg_file(
 input I_clk,
 input I_en,
 input I_we,
 input [2:0] I_selA,
 input [2:0] I_selB,
 input [2:0] I_selD,
 input [15:0] I_dataD,
 output reg [15:0] O_dataA,
 output reg [15:0] O_dataB
);
 reg [15:0] regs [7:0];
 integer count;
 initial begin
   O_dataA = 0;
   O_dataB = 0;
   for (count = 0; count < 8; count = count + 1) begin
     regs[count] = 0;
   end
 end
 always @(negedge I_clk) begin
   if (I_en) begin
     if (I_we)
      regs[I_selD] <= I_dataD;
     O_dataA <= regs[I_selA];
     O_dataB <= regs[I_selB];
   end
 end
endmodule
```



Testbench

Decoder UUT

```
`timescale 1ns/1ps
// Instruction Decoder Unit Testbench
module inst_dec_unittest();
 reg I_clk;
 reg l_en;
 reg [15:0] I_inst;
 wire [4:0] O_aluop;
 wire [2:0] O_selA;
 wire [2:0] O_selB;
 wire [2:0] O_selD;
 wire O_regwe;
 wire [15:0] O_Imm;
 Inst_Dec uut (.I_clk(I_clk), .I_en(I_en), .I_inst(I_inst), .O_aluop(O_aluop),
.O_selA(O_selA), .O_selB(O_selB), .O_selD(O_selD), .O_Imm(O_Imm),
.O_regwe(O_regwe));
 initial begin
   I_clk = 0;
   I_en = 0;
   I_{inst} = 0;
   #10; I_inst = 16'b0001011100000100;
   #10; I_en = 1;
 end
 always #5 I_clk = ~I_clk;
endmodule
```

Register UUT

endmodule

```
`timescale Ins/lps
module regfile_unittest();
      reg I_clk;
      reg I_en;
      reg I_we;
      reg [2:0] I_selA;
      reg [2:0] I_selB;
      reg [2:0] I_selD;
      reg [15:0] I_dataD;
      wire [15:0] O_dataA;
     wire [15:0] O_dataB;
      \label{eq:reg_file} reg\_file~uut~(.I\_clk(I\_clk),.I\_en(I\_en),.I\_we(I\_we),.I\_selA(I\_selA),.I\_selB(I\_selB),.I\_selD(I\_selD),.I\_selA(I\_selA),.I\_selB(I\_selB),.I\_selD(I\_selD),.I\_selA(I\_selA),.I\_selB(I\_selB),.I\_selD(I\_selD),.I\_selA(I\_selA),.I\_selB(I\_selB),.I\_selD(I\_selD),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_selA(I\_selA),.I\_s
.I_dataD(I_dataD), .O_dataA(O_dataA), .O_dataB(O_dataB));
      initial begin
           I_clk = 0;
            I_dataD = 0;
            I_en = 0;
            I_selA = 0;
            I_selB = 0;
            I_selD = 0;
            I_{we} = 0;
            #7; I_en = 1; I_selA = 3'b000; I_selB = 3'b001; I_selD = 3'b000; I_dataD = 16'hFFFF; I_we = 1;
            #10; I_seID = 3'b010; I_we = 0; I_dataD = 16'h2222;
            #10; I_we = 1;
            #10; I_dataD = 16'h3333;
            #10; I_seID = 3'b000; I_we = 0; I_dataD = 16'hFEED;
            #10; I_selD = 3'b100; I_dataD = 16'h4444;
            #10; I_we = 1;
            #50; I_selA = 3'b100; I_selB = 3'b100;
            #50 $stop;
      end
      always #5 I_clk = ~I_clk;
```

Main Test UUT


```
`timescale Ins/1ps
// Main Testbench Module
module main_test();
 // Variable Declarations
 reg clk;
 reg reset;
 reg we = 0;
 reg [15:0] datal = 0;
 reg en;
 reg [15:0] inst;
 wire [4:0] opcode;
 reg [15:0] addr;
 reg en;
 wire [2:0] selA;
 wire [2:0] selB;
 wire [2:0] seID;
 wire [15:0] dataA;
 wire [15:0] dataB;
 wire [15:0] dataD;
 wire [4:0] aluop;
 wire [7:0] Imm;
 wire [15:0] dataO;
 wire [15:0] pcO;
 wire shldBranch;
 wire enfetch;
 wire endec;
 wire enalu;
 wire enmem;
 wire enrard;
 wire enrgwr;
 wire regwe;
 wire [15:0] dataResult;
 wire O_shldBranch;
 wire Opc;
 // Module Instantiations
 reg_file main_reg (.I_clk(clk), .I_en(en), .I_we(we), .I_selA(selA), .I_selB(selB),
.I_seID(seID), .I_dataD(dataD), .O_dataA(dataA), .O_dataB(dataB));
 Inst_Dec main_inst (.I_clk(clk), .I_en(en), .I_inst(inst), .O_aluop(aluop), .O_selA(selA),
.O_selB(selB), .O_selD(selD), .O_lmm(lmm), .O_regwe(regwe));
 alu main_alu (.I_clk(clk), .I_en(en), .I_aluop(aluop), .I_dataB(dataB), .I_lmm(lmm),
.O_dataResult(dataResult), .O_shldBranch(shldBranch));
```




```
cntrl_unit main_ctrl (.l_clk(clk), .l_reset(reset), .O_enfetch(enfetch),
.O_endec(endec), .O_enrgrd(enrgrd), .O_enalu(enalu), .O_enrgwr(enrgwr),
.O_enmem(enmem));
 pc_unit pc_main (.I_clk(clk), .I_opcode(opcode),.I_pc(pcO),.O_pc(Opc));
 fake_RAM main_ram (.I_clk(clk), .I_we(we), .I_addr(addr), .I_data(datal),
.I_data(dataO));
 // Opcode Assignment
 assign opcode = (reset) ? 2'b00 : ((shldBranch) ? 2'b10 : ((we) ? 2'b01 : 2'b00));
 // Initial and Clock Generation
 initial begin
   clk = 0;
   reset = 1;
   #20;
   reset = 0;
   #25 $finish;
 end
 always #5 clk = ~clk;
endmodule
```



Waveforms







Waveforms

