

# **NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA**

## **EC383 VLSI MINI PROJECT**

### **EVALUATION 1 REPORT**



**MENTOR : MRS KALPANA BHAT**

<b>MENTEES</b>	<b>: SHRIDEVI KUMAR</b>	<b>191EC150</b>
	<b>KAVEEN SRIKANTHAN</b>	<b>191EC215</b>
	<b>ANIRRVHINYAN K</b>	<b>191EC205</b>

## Introduction:

This report consists of our first progress towards 8-bit DAC using the R-2R Ladder method.

## Objective:

We aim to build the Digital to Analog Convertor by first designing it and implementing it on LTSpice and later simulating it on Proteus software.

## Methodology/Work done:

### How a DAC works?

Lets take 3 – bit DAC and Inputs as  $D_2 D_1 D_0$

For example

$D_2 D_1 D_0 = 001$

At  $D_0 = V_{ref} = 10\text{ V}$

$$V_{th} = \left[ \frac{2R}{2R+2R} \right] V_{ref} = \frac{V_{ref}}{2}$$

$R_{th} = R$


Again for resultt circuit  $V_{th} = \frac{\frac{V_{ref}}{2}}{2} = \frac{V_{ref}}{4}$

$R_{th}$  remains  $R$

In the final circuit  $V_{th} = \frac{\frac{V_{ref}}{4}}{2} = \frac{V_{ref}}{8}$  and  $R_{th}$  is  $R$

$$V_{out} = \frac{V_{ref}}{8}$$

### Circuital representation:



This technique is followed for all values which gives  $V_{out} = V_{ref} \left[ \frac{D_2}{2} + \frac{D_1}{4} + \frac{D_0}{8} \right]$

## Similarly for 8 bit DAC:

The Vout calculation depending on Input:

Lets consider all Inputs ie.  $V_0, V_1, V_2 \dots V_7 = 0$

Then Node A = Node B = ..... = Node G =  $V_{out} = 0V$  as all are connected to ground

If all inputs are 10 V, we get  $V_{out}$  as 10V because all nodes are in 10V

All values from 0 – 255 will have values output between 0 – 10V

The equation of  $V_{out}$  for different binary inputs is:

$$V_{out} = V_{ref} \left[ \frac{D_7}{2} + \frac{D_6}{4} + \frac{D_5}{8} + \frac{D_4}{16} + \frac{D_3}{32} + \frac{D_2}{64} + \frac{D_1}{128} + \frac{D_0}{256} \right]$$

Here  $V_0, V_1, V_2 \dots V_7$  are 0 if 0V and 1 if 10V.


Example:

If  $V_0 = V_1 = \text{High}$  are rest are Low


$$V_{out} = 10 \left[ \frac{1}{128} + \frac{1}{256} \right] = 0.1172 \text{ V}$$

## Simulation in LT Spice:

### Circuit:



## Output:




$V_{out} = 117.2 \text{ mV}$

- Now that this is a resistor network, if we apply any load on the output of the first stage, this load will be considered as an additional resistor in the network, and thus will disturb the network which will no longer provide the correct & desired output voltage.
- Therefore, to overcome this problem, we need a voltage buffer, here is where the next stage comes.

## Simulation in Proteus

### Circuit:

Output is also shown in DC Voltmeter



### With voltage buffer:

This stage will isolate the point V1 from the final output V2, while always keeping the voltage V2 at the exact same value as V1. This is what we call a voltage buffer. For the voltage buffer, we use an opamp with the output connected to the inverting input (this special configuration of the Op Amp is also called Voltage Follower). The most important things to note are:

1. No current (almost 0A) will flow from the point V1 into the OpAmp, so we won't be disturbing the resistor network configuration.
2. V2 will always equal V1 (theoretically, as shown in the rest of this document).
3. The current going out from the point V2 to any other stage is sourced from the power supply of the OpAmp.

## Conclusion

The first phase of our project has been completed successfully. We were able to develop the right circuit model both on LTSpice and Proteus. Results were obtained as expected and hence phase 1 of our project has been simulated successfully.

## Future Work

We are currently in the process of designing our own opamp which will be added to the end of the circuit. We will also be simulating our circuit using an ideal and practical Opamp. Further, depending on the output values of our circuit we will be designing an application using the DAC.

## References

1. Study and simulation of ADC convertor,8 bits  
(Diouba sacco, Alpha Amadou Keita,Drissa Traore)-  
<https://media.neliti.com/media/publications/263159-study-and-simulation-of-an-analogical-to-a7cf5f52.pdf>
2. Digital to Analog convertor (Raghu Tiwari)-  
[https://ece.umaine.edu/wp-content/uploads/sites/203/2012/05/ECE547\\_RaghuTumati.pdf](https://ece.umaine.edu/wp-content/uploads/sites/203/2012/05/ECE547_RaghuTumati.pdf)
3. DAC and ADC-  
[https://www.semanticscholar.org/paper/Analog-To-Digital-\(Adc\)-And-Digital-To-Analog-\(Dac\)-Rabiee/f01f5d15d5c4ca0bf671910c02a05231100ba750](https://www.semanticscholar.org/paper/Analog-To-Digital-(Adc)-And-Digital-To-Analog-(Dac)-Rabiee/f01f5d15d5c4ca0bf671910c02a05231100ba750)