

Q1 defining a binary number:

assign $n = 4b^11011$

Behavioural lang:



module ex1(a, b, c, f);

input (a, b, c),

Output f,


wire (d1, d2);

assign d1 = a & b & c;

assign d2 = !b & c;

assign f = !(d1 & d2);

end module



(3)

$$A = 4b^10000, B = 4b^11010$$

$$A! \text{ // logic } 1$$

$$B! \text{ // logic } 0 \quad 01111100$$

$$A \& B \text{ // logic } 0$$

(4) Concatenation operator → replication operator

$$\rightarrow \{A, B\}$$

$$= 00001010$$

$$\{0, 1, 2, 3\}$$

$$= 00000000$$

$$\rightarrow \{A, 3b^101, B\}$$

$$= 00001011010$$

$$S = 4b^1010$$

$$S = 001010$$

$$\rightarrow \{B!, A\}$$

$$= 10000$$

$$\rightarrow A = 4b^111x2, B = 4b^001x, C = 4b^111x2, D = 4b^1010.$$

$A == D \text{ // logic } 0$ } $A == D \text{ // logic } 1$ } $A == D \text{ // logic } 2$ }
case inequalities are will give logic 2,
 $A_B != D \text{ // logic } 1$ } $A != D \text{ // logic } 1$ } $A != D \text{ // logic } 2$ }

$$\begin{array}{l} A == D \text{ // X} \\ A >= D \text{ // X} \\ A != D \text{ // X} \end{array}$$


$$A == C \text{ // logic } 1$$

$$A == C \text{ // X}$$

$\equiv \equiv \equiv$
case inequalities

Verilog Code of 2:1 Mux:

```
module MUX_2to1 (I0, I1, S0, f);
    input (I0, I1, S0);
    output (f);
    wire (t1, t2, t3);
    not (t3, S0);
    and (t1, I0, t3);
    and (t2, I1, S0);
    OR (f, t1, t2);
end module;
```



$$f = I_0 S_0' + I_1 S_0$$

in behavioural way:

$$\text{assign } f = ((I_0 \& S_0') \text{ || } (I_1 \& S_0))$$


using conditional op:

$$\text{assign } f = S_0 ? D_1 : D_0$$


if $S_0 = 1$

$$\text{else } D_0$$

Sequential Circuits:



NOR based SR latch:



S	R	Q	Q'
1	0	1	0
1	0	0	1
0	1	0	1
0	0	0	1
0	1	0	1
0	0	0	1
1	1	forbidden state	

Memory elements

Latch

S-R

D

J-K

T

Master-Slave

SR

RS

JK

DT

CD

TD



RT

DT


RD

RD</


S	R	Q	Q'	NA	ND
0	0	1	0		
1	1	1	0		
0	1	1	0		
1	1	1	0		
1	0	0	1		
1	1	0	1		
0	0	Inhibition			



Sequential = input + state. | Combinational = input + output



→ The basic idea of a storage:



Verilog - für - fulladder:

module sum-adder(a, b, c, sum, carry);

input a; b, c;

Output Sum, Carry

assign sum = a 8.

Assign carry

Find modules

82

end moderate

assign sum = a & b & c ||

$$Q_{next} = (R_t \cdot Q_{current})^{\gamma}$$

$$Q'_{\text{next}} = (S + Q_{\text{curr}})^t.$$

1 0 4 3 1 0
1 0 0 3 1 0
0 1 1 0 1 0

0 1 0 0 1 0

1685 // 1 1 1 1

1 2

Q 2 b & c & y

— 5 —

$$C \stackrel{?}{=} 1 - 1 - \cancel{1 - ab\bar{c} + \bar{a}bc}$$

$$= \text{diff} = ABC + \text{ab}c + \text{a}bc + \text{abc}$$


$$\text{sum} = ab + c - 1$$

$$= \bar{a}b + \bar{b}c + \bar{a}c$$

B681


S	R	Q, Q'	SR latch
EN=0	X	X	mem
EN=1	0	0	mem
	1	0	1 0
	0	0	1 0
	0	1	0 1
	1	1	0 1

Pulses




→ D-latch:

D	Q	Q'
EN=0	X	mem
EN=1	0	0
	0	0




→ J-K latch:



Opn.	J	K	Q _{out}	Q'
X	EN=0	X	X	mem
Opn	EN	J	K	Q _{out} Q'
0	1	0	0	0 1
0	1	0	0	0 1
0	1	0	0	0 1
0	1	1	0	1 0
1	1	1	1	0 1
0	1	1	1	0 1
1	1	1	1	0 1
0	1	1	1	1 0



When $J=1, K=1$ trace around condition





D-Hip-flop





memory state	
clk=0	D Q Q'
clk=1	0 0 1 1 1 0

as long as
clock is 1 output follows inputs.



Basics of sequential circuits:

Clock (triggering)



Race around condition:

* difference between toggling &
race around condition

(1 → 0 → 1)

will happen in an uncontrollable
manner.

latch


&R latch (drawback S=1, R=1 avoid)

JK latch (J=1, K=1, race around condition)

JK FF (J=1, K=1, toggling)

1) \rightarrow \neg \rightarrow \neg \neg \rightarrow \neg \neg \neg \neg \rightarrow Differentiator

2) Master-slave FF




$clk = 1$: master activates
(Race around condition)


$clk = 0$: slave activates
(Ripple)

Clearly, to maintain the stable state.






Master slave
operation of JK
flip-flop is same as
the edge triggered
JK flip-flop.



Negative edge D - flip flop:







Positive edge D - flip flop:



Counter's :

- Asynchronous (Ripple)
- Synchronous → Ring.
- Johnson


Asynchronous (ripple)




for ($J=K=1$)

If you have
n-flip-flops it
will count up to
 $0 - (2^n - 1)$

for doing down counting
we will take output
as \bar{Q}_A, \bar{Q}_B —




→ for doing both upcounting and downcounting in one circuit.




$S=1, S=0$ (UP counting)
 $S=1$ (down counting)

→ Using D-flipflop for doing upcounting and downcounting.




we will use CLR and PR
pins in change count signal




0 CLR
0 PR

① Up Counting from (0-5)




Upcounting from (1-5)



Q _C	Q _B	Q _A
0	0	0
0	0	1
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

1 - 5


③ Down counting from (5-0)



Q _C	Q _B	Q _A
1	1	1
1	1	0
1	0	1
1	0	0
0	1	1
0	1	0
0	0	1
0	0	0

5 - 0

Synchronous Counters




PS	NS	Q _B		Q _A		T _B		T _A	
		Q _B	Q _T	Q _B	Q _T	T _B	T _A		
0 0		0	1	0	1	0	1		
0 1		1	0	1	0	1	1		
1 0		1	1	1	1	0	1		
1 1		0	0	0	0	1	1		

Difference between PS and NS of D-flip-flop and T-flip-flop.

PS	Input	NS
0	0	0
1	0	0

T	Q	PS	Input	NS
0	0	0	0	0
1	1	1	1	1
0	1	1	1	0
1	0	0	0	1


* Design a syn up counter using D-flipflop (0-3).



PS	NS	D _B	D _A
Q _B Q _A	Q _B Q _A	↓	↓
0 0	0 1	0	1
0 1	1 0	1	0
1 0	1 1	1	1
1 1	0 0	0	0

$$D_B = Q_B \oplus Q_A$$

$$D_A = \bar{Q}_A$$



State equation

$$D = XQ + Y\bar{Q}$$

state table


Inputs		PS	NS
X	Y	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	G	1
1	1	1	0

} Implementing J-K flip flop from D-flip flop

8

4-bit Ring Counter


(4FF)



I will repeat in a sequence manner

If it is 4-bit then 4 different patterns will come.


No:	CLK	Q ₃	Q ₂	Q ₁	Q ₀
0	↓	0	0	0	1
1	↓	0	0	0	0
2	↓	1	0	0	0
3	↓	0	1	0	0
4	↓	0	0	1	0
5	↓	0	0	0	1



Timing diagram of 4-bit Ring Counter
 $f = \frac{1}{4T}$
 $\text{Ring}(f) = \frac{1}{4T}$
 $\Rightarrow f = \frac{1}{4}$.


4-bit Johnson Counter:

advantages: no. of states will be double compared to ring counter.




Construction: Similar to ring counter, except \bar{Q}_0 connected to D_3 .

Ring(NFF) = N states
 Johnson(NFF) = $2N$ states



Clk	Q_3	Q_2	Q_1	Q_0
neg edge	1	0	0	0
↓	1	1	0	0
↓	1	1	1	0
↓	1	1	1	1
↓	0	1	1	1
↓	0	0	1	1
↓	0	0	0	1
↓	0	0	0	0

* Write state equation and state table:



State equation:


$$B = (x \oplus Q)$$

$$R = (\bar{x} \otimes Q)$$

PS

		Inputs		Q(t)		Q(t+1)		NS	
S	R	x	y	Q(t)	Q(t+1)	Q(t)	Q(t+1)	Q(t)	Q(t+1)
0	1	0	0	0	1	0	1	0	1
1	0	0	1	-	-	1	-	0	1
1	0	1	0	-	-	1	-	0	1
0	1	1	1	-	-	0	-	0	1

* Write State equations and state table:



state equation:

$$D_A = Ax + Bx' \quad (clocked)$$

$$D_B = A'x + Bx' \quad (clocked)$$

$$y = x'(Ax + B)$$

PS Input(x)

Input(x)

NS

A(t)	B(t)	x	A(t+1)	B(t+1)
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	0	1	0
1	1	1	1	0

Non-sequential Synchronous Counter:

Ex: $0-1-2-4-6$

PS	NS	T _C	T _B	T _A
0 0 0	0 0 1	0	0	1
0 0 1	0 1 0	0	1	1
0 1 0	1 0 0	1	1	0
0 1 1	x x x	x	x	x
1 0 0	1 0 0	1	0	0
1 0 1	x x x	x	x	x
1 1 0	0 0 0	1	1	0
1 1 1	x x x	x	x	x


SI = N bit = N clock pulses

SO = N bit = (N-1) clock pulse

(visual) PO = N bit = ① clock pulse.

PI = N bit = 1 clock pulse

Registers: \rightarrow we will use D-flipflops.






$P_1 P_0$ is the fastest one
 $S_1 S_0$ is the slowest one


design point of view:


- which FF?
- whether synchronous or Asynchronous?
- delay
- capacity

Ex: $S_1 S_0$ register (shift register)




Q) $S_1 P_0$ Registers parallel o/p.







Four bit universal
shift register



load θ } quad f



④ PISO \rightarrow shift 4 bit




4 bit:		
S150	14	3
S1PO	4	0
P150	1	3
P1PO	1	0

To state no. of clock pulses
To visualise no. of clock pulses

Note :

Tri-state Buffer:



a	c	f
0	1	z
1	1	z
0	0	0
1	0	1

Programmable Logic Device (PLD):


PLA

PAL

PLA (programmable logic Array)

→ programmable AND array and programmable OR array

$$f = A \oplus B + C$$




PAL → programmable AND array and fixed OR array


PROM → fixed AND and programmable OR

$$\text{Ex: } f_1 = AB + BC \quad f_2 = AB + \bar{A}\bar{B}$$

Design with PSA following net polarity




Design with pAL:



$$f_1 = AB + BC + \bar{A}\bar{C}$$

$$f_2 = AB + \bar{A}\bar{B}$$



Note: In pAL
equal no. of vertical
lines should be there
for f_1 and f_2 .

Verilog for Sequential Circuits

Blocking non Blocking


$$\begin{aligned} B &= A \\ C &= B+1 \end{aligned}$$

$$C \leftarrow B+1$$

$$(C = B+1)$$


$$(C \leftarrow B+1)$$

Exn ① module CKT (I_0, I_1, S, f),
 input (I_0, I_1, S) ;
 output f ;
 always @ (I_0 or I_1 or S)
 if (S)
 $f = I_1$;
 else
 $f = I_0$;
 end module




② D-flipflop:

module CKT (D, CLK, Q, Q_{-bar})
 input D, CLK ;
 output Q, Q_{-bar} ;
 reg Q, Q_{-bar} ;
 always @ (posedge CLK)
 $Q \leftarrow D$;
 $Q_{-bar} \leftarrow !D$;
 end module



③ module CKT ($D, CLK, Q, Q_{-bar}, a, b$) ;
 input a, b, CLK ;
 output Q, Q_{-bar} ;
 reg Q, Q_{-bar} ;
 always @ (posedge CLK) → assign $D = a \oplus b$;
 $Q \leftarrow D$;
 $Q_{-bar} \leftarrow !D$; } or $Q \leftarrow a \oplus b$;



(4)

```
module CKT ( a, b, c, CLK, Q1, Q2 );
    input ( a, b, c, CLK );
    output ( Q1, Q2 );
    reg Q1, Q2;
    always @-(neg edge CLK)
        Q1 <= a & b;
    always @ ( pos edge CLK )
        Q2 <= b & c;
end module
```

