


MUX & De-MUX

Multiplexers



2:1, 4:1, 8:1, 16:1




n = select lines

2^n = inputs



$$f = \bar{x}y T_0 + \bar{x}y T_1 + xy T_2 + xy T_3$$





$$\text{S0: } x=0, f = D_0 \\ x=1, f = D_1$$


$$f = \bar{x} T_0 + x T_1$$

Implement $f(a, b, c) = \Sigma (0, 5, 6, 7)$ Using 4:1 MUX

A)

a	b	c	f
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	1	1
1	1	0	1






$$f(A, B, C, D) = \varepsilon \quad (---)$$

$$= \{1, 3, 4, 6, 8, 10, 11, 13, 18\}$$

	A	B	C	D	E	f
0	0	0	0	0	0	0
0	0	0	0	1	1	1
0	0	0	1	0	0	0
0	0	0	1	1	1	1
0	1	0	0	0	0	1
0	1	0	1	1	0	0
0	1	1	0	0	0	1
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	1	0	0
1	0	1	0	0	0	1
1	0	1	1	1	1	1
1	1	0	0	0	0	1
1	1	0	1	1	1	1
1	1	1	0	0	0	0
1	1	1	1	1	1	0

De-MUX -



I/P	x	y	I ₀	I ₁	I ₂	I ₃
0/1	0	0	0%	x	x	x
	0	1	x	0%	x	x
	1	0	x	x	0%	x
	1	1	x	x	x	0%

Priorit y Encoder

D_0	D_1	D_2	D_3	x	y
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

(high low
priority)

high
(~~low~~
priority)


	D_0	D_1	D_2	D_3	α
1	0	0	0	0	0 0
X	1	0	0	1	0 1
X	X	1	0	1 0	
X	X	X	1	1 1	

<u>D₀</u>	<u>D₁</u>	<u>D₂</u>	<u>D₃</u>	<u>x</u>	<u>y</u>
0	0	0	0	x	x
0	0	0	1	1	1
0	0	1	0	+	0
0	0	1	1	-	-
0	1	0	0	0	1
0	1	0	1	-	-
0	1	1	0	-	-
0	1	1	1	0	0
1	0	0	0	0	0
1	0	0	1	1	1
1	0	1	0	-	0
1	0	1	1	-	-
1	1	0	0	0	0
1	1	0	1	1	1
1	1	1	0	-	-
1	1	1	1	0	0


→ One Enable line must be present. to activate block in Multiplexer.

$$F(x, y, z) = \Sigma(m(1, 2, 4, 7))$$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



In	C ₀	C ₁
0	0	0
1	0	1
0	1	0
1	1	0




MUX



- Schematics ($2 \times 1, n \times 1, 8 \times 1$)
- Truth Tables
- Canonical forms
- Internal circuit diagrams (2 level AND-OR)
- Symbol



Demux

- Schematics ($1 \times 2, 1 \times 4, 1 \times 8, 1 \times 16$)
- Truth Tables
- Canonical forms
- Internal circuit diagram (one level only AND)
- Symbol





F_1	F_p	C	Y_1
0	0	0	$A \cdot B$
0	0	1	$A \cdot B$
0	1	0	$A' \cdot B$
0	1	1	$A' \cdot B$
1	0	0	$A \cdot B$
1	0	1	$A + B$
1	1	0	$A + B$
1	1	1	$A + B$

$$C=0, \text{ Count} = A \cdot B$$

$$C=1, \text{ Count} = A + B$$

F_2	F_1	F_0	Y_0	Y
0	0	0	0	-
0	0	1	$A + B$	-
0	1	0	$A \cdot B$	-
0	1	1	$A \oplus B$	-
1	0	0	$A \oplus B$	C
1	0	1	$A \oplus B$	B
1	1	0	$A \oplus B \oplus C$	C
1	1	1	$A \oplus B \oplus C$	B

A	B	C	S	Count
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Verlag -


structural
(smallest)

Behaviours

→ Continuous-assignment

procedural

Code description -



module circuitname (list of ports)

port declarations
logic declarations

X ↘ ↙
↓ ↓
Unknown. high imped.

~~End module.~~

Data types

met

variables

wire
tie

reg

time
integer

And gate

Order is
not imp
P

module cktname(x, y, f);

input x, y

output f

add (f, x, y) ;

→ out should be ^{1st}

end module

No Semicolon.

It is case sensitive inputs -



Module Rockstar(x, y, z, f);

input x, y, z ;

output ~~f, t_1, t_2~~ , f ;

wire t_1, t_2 ;

and $G_1(t_1, x, y)$;

not $G_2(t_2, z)$;

xor (f, t_1, t_2) .

end module

In default every variable have one bit we can increase no of bits by;

int [0:3] x, y, z ;
 $[3:0]$

$$x = 4b'1010 \quad ; \quad = 8b'10101111$$

32b'0

32b'1

bits.

Verilog operators

&& → logical and

|| → logical or

! → logical Not

$$(A=1) \&\& (B=0)$$

optional



Behavioral

input (x, y, z)

output f

wire w_1, w_2, f


assign $w_1 = x \& y,$

assign $w_2 = !z,$

assign $f = ! (w_1 \& w_2),$

end module.

Structural



$$A = 4b^4 0000 \quad B = 4b^4 1010$$

\downarrow D // logic 1

\downarrow B // logic 0

$A \& B$ // logic 0

$A > B$ // logic 0

$A < B$ // logic 1

$A >= B$ // logic 0

$A <= B$ // logic 1

bitwise $\wedge, \vee, \wedge\vee, \wedge\wedge$

$\sim A$ // 1111

$A \wedge B$ // 0000

Reduction operators

$\wedge A // 0$ 0 $\wedge\wedge 0 \wedge 0$

$\wedge B // 0$ 1 $\wedge 0 \wedge 1 \wedge 0$

$\sim \wedge B // 1$ 1 $\sim \wedge 1 \wedge 0$

concatenation

$\{A, B\} // 00001010$

$\{B, A\} // 01000000$

$c[2] \quad c[1] \quad c[0]$

$$A = 3 \quad B = 0$$

$\downarrow A$ // logic 0

$\downarrow B$ // logic 1

$A \geq B$ // logic 0

$\downarrow A = 0 \quad \downarrow B = 1$

case equality &

case inequality

$$A = 4b^4 11\alpha 2 \quad B = 4b^4 0000$$

$$C = 4b^4 11\alpha 2 \quad D = 4b^4 1010$$

$A == D$ // 1

$A == D$ // unknown

$A != 0$ // 0

$A != 0$ // 1

$A == C$ // logic 1

$A == C$ // unknown

Arithmetic right shift

$$B >> 1 // 1101$$

$$B << 1 // 0100$$

{A, B[0], B}

0000101 1010

{B[1], A}

10000

conditional operators - ? :

f = condition? A : B;

if cond. true

A;

if cond. false

B;

Binary multiplication

$$\begin{array}{r} 101 \\ \times 011 \\ \hline 101 \\ 1010 \\ 00000 \\ \hline 01111 \end{array}$$

$$A = 4b' 1111$$

$$A >>> 111111$$

$$A = 4b' 0111$$

$$A >>> 111 0011$$

Verilog for 2:1 MUX -



module MUX-2-1(I0, I1, x, f),

Input x, I0, I1;

Output f;

wire w1, w2, w3;

not (w3, x);


And (w1, w3, I0);

and (w2, w3, I1);

or (f, w1, w2);

end module


$$f = \bar{x}I_0 + xI_1$$



Sequential Circuits

Until now we learnt about combinational circuits.

Sequential Circuits



Memory Elements

Latch

S-R

J-K

D


flip-flop

1 bit inf.

SR


J-K

D



<u>S</u>	<u>R</u>	<u>Q</u>	<u>Q-bar</u>
1	0	1	0
0	0	1	0
1	0	0	1
0	0	1	0
0	1	0	1
0	0	0	1
0	1	0	1
0	0	1	0

Memory Plate






seq. circuit → Input + state at Memory

The basic idea of storage




SR latch






always @ (*) begin





D	Q	Q'	Mem.
En=0	X		
En=1	1	1	0
0	0	1	


J-K latch - basic + logic C = J + K + Q + Q'






J	K	Q	Q'	Mem
En=0	X	X		
En=1	1	0	1	0
0	0	0	1	1
0	1	0	0	0
1	0	1	0	1
1	1	1	0	0




For $J = K = 1$
 $E_n = 1$



→ If we have clock instead of enable in latches (D -latch, $J-K$ latch) then it is modified into flip-flops.





Latch

En

level

sensitive

flip-flop

clock.

level & edge sensitive


(+ve)

(-ve)

Master Slave

Basics of Sequential Circuits -

clock (triggering)



Race around condition
Diff. b/w toggling & Race around condition.

(I → 0 → 1)


T	K	Q
0	0	hold
0	1	0
1	0	1
1	1	Toggle

Latch


↓
SR latch (drawback $S=1, R=1$ avoid)

↓
JK latch ($J=1, K=1$, Race around condition)

↓
JK FF ($J=1, K=1$, toggling)





2) Master-slave F.F.



• $\text{clk} = 1$: Master activated (Race around condition).

$\text{clk} = 0$: Slave activated (negative edge)(Toggle).



• clk

• clk

D

P

Q

