

Indian Institute of Information Technology, Sri City. ④

∴ HPC (High Performance Computing)

Assignment - 1

Question - 1)

Suppose for a RISC ISA implementation, there are four instruction types LOAD, STORE, ALU and BRANCH with relative frequencies of 45%, 13%, 20% and 25% respectively, and CPI values are 5, 2.5, 1 and 2 respectively.

Find overall CPI of RISC ISA?

Ans) CPI is average no. of cycles per instruction.

Given,

LOAD with frequency 45%

STORE with frequency 13%

ALU with frequency 20%

BRANCH with frequency 25%

We know that

If for each instruction type, we know its frequency and no. of cycles need to execute it, we can compute the overall CPI as follows:

$$\text{Overall CPI} = \sum \text{CPI} \times F$$

Operation	F	CPI	CPI × F
LOAD	45%	5	2.25
STORE	13%	2.5	0.325
ALU	20%	1	0.20
BRANCH	22%	2.2	0.55

$$\begin{aligned}\text{Overall CPI} &= 2.25 + 0.325 + 0.20 + 0.55 \\ &= 3.325\end{aligned}$$

∴ Overall CPI of RISC ISA = 3.325

20) If 90% of the computation can be parallelized, what is the max. speedup achievable using 8 processors?



Solt We use Amdahl's Law to solve this problem. (3)

→ Amdahl's Law states that, let  $f$  be fraction of operations in a computation that must be performed sequentially, where  $0 \leq f \leq 1$ .

→ the maximum speedup  $\psi(n, p)$  achieved by parallel computer with  $p$  processors performing computations is.

$$\boxed{\psi(n, p) \leq \frac{1}{f + \frac{(1-f)}{p}}}$$

Upper limit : as  $p \rightarrow \infty$ ,  $\psi(n, p) \leq \frac{1}{f + \frac{(1-f)}{p}} \leq \frac{1}{f}$

→ It assumes problem size is fixed and provides an upperbound on the speedup achievable by applying certain no. of processors.

From question,  $f = 10\%$ ;  $n = 8$

Substituting,  $\psi(n, p) \leq \frac{1}{0.1 + \frac{(1-0.1)}{8}}$

$$\leq \frac{1}{0.1 \times 8 + 0.9} \leq \frac{8}{0.8 + 0.9}$$

(6)

$$\leq \frac{8}{1.7} \leq 4.70 \text{ times}$$

∴ Maximum speedup achievable is 4.70 times

Question 3)

Ans) Given that,

→ memory system with a level 1 cache of 32KB and DRAM of 512 MB with the processor operating at 1GHz

→ Latency to L1 cache is one cycle and latency to DRAM is 100 cycles.

→ In each memory cycle, the processor fetches four words.

To find

peak achievable performance of dot product of two vectors.

→ let us consider two arbitrary vectors a and b.

The dot product of vectors is given by  
for ( $i=0$ ;  $i < \text{dim}$ ;  $i++$ ) (5)

{  
     $\therefore \text{dot\_prod} += a[i] * b[i];$

}  
→ We can consider this problem as  
memory bound & considers only cache &  
memory access.

We know that,

→ The first iteration creates a cache miss.

→ The next iterations (3) has access  
to  $a[i]$  and  $b[i]$  which refers to in  
cache data.

→ As given, for every 4 iterations,  
there are 2 cache misses for  $a[i]$  &  $b[i]$

→ Thus, 4 iterations last  $2 * 100$  cycles  
(memory latency).

In four iterations, we perform  $4 * 2 \text{ ops}$   
 $(+ * + =)$

So, 8 operations every 200ns.



$$= \frac{8}{2 \times 10^{-9} \times 10^2} = 40 \times 10^6 \text{ ops/sec}$$

$$= 40 \times 10^6 \text{ Flops} = \underline{40 \text{ M Flops}}$$

∴ Peak achievable performance = 40 M Flops

Question 4)

a) Which processor has highest performance expressed in instructions per second?

Ans) We know that

$$\text{CPU time} = \frac{\text{Instructions} \times \text{CPI}}{\text{Clock rate}}$$

$$\text{now, } \frac{\text{Instructions}}{\text{CPU time}} = \frac{\text{Clock rate}}{\text{CPI}}$$

$$\downarrow$$

$$\boxed{\text{Instruction per second} = \frac{\text{Clock rate}}{\text{CPI}}}$$

$$1 \text{ GHz} = 10^9 \text{ Hz}$$

$$\text{IPS}_1 = \frac{3 \text{ GHz}}{1.5} = 2 \times 10^9$$

$$\text{IPS}_2 = \frac{2.5 \text{ GHz}}{1} = 2.5 \times 10^9$$

Anirudh Jakhotia

Roll No. 20120010007

$$ZPS_3 = \frac{4 \text{ GHz}}{2.2} = 1.82 \times 10^9 \quad (7)$$

We can see that processor 2 has highest performance in instructions per second

- b) If processors each execute a program in 10 seconds, find no. of cycles & no. of instructions

Ans) we know that

$$\boxed{\text{Instructions} = \text{IPS} \times \text{CPU time}}$$

$$\text{Instructions}_1 = 2 \times 10^9 \times 10 = 2 \times 10^{10}$$

$$\text{Instructions}_2 = 2.5 \times 10^9 \times 10 = 2.5 \times 10^{10}$$

$$\text{Instructions}_3 = 1.82 \times 10^9 \times 10 = 1.82 \times 10^{10}$$

$$\boxed{\text{Clock cycles} = \text{CPU time} \times \text{clock rate}}$$

$$\text{Clock cycles}_1 = 10 \times 3 \text{ GHz} = 3 \times 10^{10}$$

$$\text{Clock cycles}_2 = 10 \times 2.5 \text{ GHz} = 2.5 \times 10^{10}$$

$$\text{Clock cycles}_3 = 10 \times 4 \text{ GHz} = 4 \times 10^{10}$$

processor	Instructions	Clock cycles
1	$2 \times 10^{10}$	$3 \times 10^{10}$
2	$2.5 \times 10^{10}$	$2.5 \times 10^{10}$
3	$1.82 \times 10^{10}$	$4 \times 10^{10}$

c) Execution time is reduced by 30% but leads to increase in 20% in CPI. What clock rate should we have to get this time reduction?

Soln Execution time<sub>new</sub> = 0.7 Execution time<sub>old</sub>

CPI<sub>new</sub> = 1.2 CPI<sub>old</sub>

Instructions<sub>old</sub> = Instructions<sub>new</sub>

$$\text{Execution time} = \frac{\text{Instructions} \times \text{CPI}}{\text{Clock rate}}$$

Equating the Instructions<sub>old</sub> & Instructions<sub>new</sub> we get,

$$\frac{\text{Execution time}_{old} \times \text{Clock rate}_{old}}{\text{CPI}_{old}} = \frac{\text{Execution time}_{new} \times \text{Clock rate}_{new}}{\text{CPI}_{new}}$$

$$\Rightarrow \frac{\text{Execution}_{old} \times \text{Clock rate}_{old}}{\text{CPI}_{old}} = \frac{0.7 \times \text{Execution}_{old} \times \text{Clock rate}_{new}}{1.2 \times \text{CPI}_{old}}$$

$$\Rightarrow \text{Clock rate}_{old} = \frac{0.7}{1.2} \times \text{Clock rate}_{new}$$



(9)

$$\text{Clock rate}_{\text{new}} = \frac{1.2}{0.7} \times \text{clock rate}_{\text{old}}$$

$$= 1.71 \times \text{clock rate}_{\text{old}}$$

$$= \underline{\underline{71\% \text{ approximately}}}$$

→ The new clock rate must be increased by 71% approximately to get the required time reduction.