Anisudh Jakhotia Roll:-5201920010007 Indian Institute of Information Technology, Sri City. MPC (High Performance Computing) Assignment - 1 Duestion -1) suppose for a RISC ISA implementation, there are four instruction types LOAD, STORE, AW and BRANCH with relative frequencies of 45%., 13%, 20% and 25% respectively, and cl1 values are 5,2.5,1 and 2,2 Find overall CPICOG RISC ISA 200 respectively. 60 Fes. S. CPI is average no of cycles per Instruction. tipetaling out to talk the geles Given

LOAD with frequency = 4517. STORE with frequency 137 ALU with frequency 20%. BRANCH with frequency. 25%.

the know that

1.74C

તિ કુ

If for each instruction type, we know its prequency and no of Cycles need proto execute et, we can compute the overall CPI as followst

Overay CPI = ECPIXF

The second of the second		1		
*****	Operation	F	CP1	CP1XF
140,1	LOAD	45%	25 s	2.25
ion s	S. TOR E	137:55	123500	0.325
r yan.	ALURAN	20%	· Hard	1020 UM
, £.	BRANCH	25-/.	2,2	0.55
			- Charle	10-1

Overall CPI = 2,25 + 0.3 25 + 0.20 + = 3:32510 Norson bill

. Overall CPI of RISC ISA = 3-325

Et 90% of the computation can be parallelized, what PS the max. Speedup achievable using 8 processors?

ALU with thequency sor. Andrich Jaknotia Roll-Stol 90010007

Am dahls law States that, let fibe faction of operations in a computation fraction of operations in a computation that must be performed sequentially, where 01 f 61 o

The maximum speedup (p(n,p))
achieved by parallel computer with p
process ors performing computations. Is.

\(\psi\) (n,p) \(\psi\) \frac{1}{1 + (1-f)}

Upper limit: as p > 0, 4 (0,0) = 1 (1)

-) It assumes plotblem size is fixed and provides an upperbound on the speedup achievably by applying certain no-of processors.

From guestion j = 10% n = 8

Substituting, 4 (0, P) = 0-17 (1-0-1)

Anisudh Jakhoba

Adll-5201900007

 $\frac{2}{0.1 \times 8 + 0.9} = \frac{8}{0.8 + 0.9}$

€ 8 ८.4.70 times

.. o Maximum speedup aghievable is 4.70

Question 3).

Ans) Given that,

- of 32KB and DRAM of 512 MB with the processor operating at 16Ht
- -> Laterly to LI cache is one cycle and laterly to DPAM is 100 cycles.
 - -) In each memory cycle, the proclessor fetches four words.

To find, right 14

peak achievable performance of dot product of two rectors.

y let us consider two arbitrary rectors a and b.

Anisual Tathotia foll: 570190010000

the dot product of vectors is given by for Cr=0; r2 dim; iff) 2. dot-prod-FE ali] + 16, [1]; siloy IIVAL - some ones frod -> We can consider this problem as memory bound by consider only cache fy 10000 Por 11.03500 memory access. We know that, -) the first iteration creates a cache miss. -> The next Herations (3) has access to a Gi Jand blig] which refers to in Cache data. As greven, for every 4 Herations, There are 2 cache misses for a li] 4 bais - Thus, 4 iterations last 2 100 cycles Comemony (afency). In four iterations, we gestorm: 4×20ps So, 8 operations every, 200 ns. Roy 1- S10190010007 Anareldh Takhona

2×10-9×102 40×10° cps/sec = 40×106 Flops = 40 M Flops. . Peak achievable performance = 40MFlops a) Which processor has highest performance expressed in instructions per second? we know that CPU time = Instructions x. CPI
clock rate NOW, Instructions = clock rate Instruction per second = clock rate TPS = 36HZ = 2.X109 ZPS2 = 25942 = 25x109

Awred Takhotia Roll Stolroolood

ZPS3 = 4 GHZ = 1-82×1091

We can see that processor 2, has highest performance in instructions per second

If processors each execute a program in 10 seconds, find no of yeles 4 horof instructions

Ans) We know that

This tructions = IPS x cpu time

Instructions, = 2×109 x 10 = 2×1016 Instructions2 = 2.5 × 109 × 10 = 2-5 × 10

Instructions 3 = 1.89 x 60,9 x 10 = 1.89 x 10 10.

clock cycles = CPU time x clock rate

Clock cycles 1, = 10 x 3 GHZ = 3 x 10 !! Clock cycles = 10 x 2.5 6/12 = 2.5 x1016. Clock y cles 3 = 10x 4 GHz = 4 ×1010

To Court	proceessor	Instructions	Clock cycles
	ı	2×1016	3×190
	2	2-5 × 10/0	2.5 ×1016
	3	1.82×1010	4 × 1010.

Anirudh Jakhofia

isch Rolli- Szo 19 0 2000 7.

Execution time 1s. seduced by 30% buy leads to increase in 2010 in CPI. What clock rate should we have to get this info time reduction? Soll Execution time new = 0.7- Execution time of CPInew = 1-2 CPIOLA Instructions old = Instructions new Execution time = Instructions & CP1 Clock rate Equating the Instructions of G Instructions new we get, Execution time old × Clock rate old = Execution new x CPIOIS = Execution of x Clock rate old = 0.7 x Execution old X Clock rate new -11.2 × CPIOH. > Clock rate old = 0.7 x Clock rate new :

miruedh Jakhoria Roll + Szo 1900 1000 7

= 1-71 x cluck rate old

= 71% approximately

The new clock rate must be increased by 71% approximately to get the required time reduction.

Anisudh Jakhotia

Roll !- S20 19001 0007