




---

Qualcomm Technologies, Inc.



# **PMM8920 Power Management Module Device Specification**

September 2016

© 2015 - 2016 Qualcomm Technologies, Inc. All rights reserved

Qualcomm Snapdragon is a product of Qualcomm Technologies, Inc. Other Qualcomm products referenced herein are products of Qualcomm Technologies, Inc. or its other subsidiaries.

DragonBoard, Qualcomm, and Snapdragon are trademarks of Qualcomm Incorporated, registered in the United States and other countries. Other product and brand names may be trademarks or registered trademarks of their respective owners.

This technical data may be subject to U.S. and international export, re-export, or transfer ("export") laws. Diversion contrary to U.S. and international law is strictly prohibited.

Use of this document is subject to the license set forth in Exhibit 1.

Qualcomm Technologies, Inc.  
5775 Morehouse Drive  
San Diego, CA 92121  
U.S.A.

LM80-P0598-4 Rev. B

## Revision history

Revision	Date	Description
A	June 1, 2015	Initial release
B	September 2016	Cover page: Updated legal statement and copyright date Revision history: Updated date field to <month year> Introduction: Added software enablement disclaimer All: Add E to 600E and APQ8064E

# Contents

---

<b>1</b>	<b>Introduction</b>	10
1.1	Documentation overview	10
1.2	PMM8920 device introduction	11
1.3	PMM8920 device features	14
1.3.1	Top-level PMM8920 device features	14
1.4	PM8821 IC introduction	14
1.5	PM8921 IC introduction	16
1.6	Input power management features	18
1.6.1	PM8921 die	18
1.6.2	Output power management	19
1.6.3	General housekeeping features	20
1.6.4	User interface features	21
1.6.5	IC-level interface features	21
1.6.6	Configurable I/O features	22
1.6.7	Package features	22
1.6.8	Summary of key PMM8920 features	23
1.7	Terms and acronyms	25
1.8	Special marks	26
<b>2</b>	<b>Pin Definitions</b>	27
2.1	I/O parameter definitions	31
2.2	Pin descriptions	34
<b>3</b>	<b>PMM8920 Electrical Specifications</b>	47
3.1	Absolute maximum ratings	47
3.2	Recommended operating conditions	48
3.3	Performance specification details	48
<b>4</b>	<b>PM8821 Electrical Specifications</b>	50
4.1	Absolute maximum ratings	50
4.2	Recommended operating conditions	51
4.3	DC power consumption	52
4.4	Digital logic characteristics	53

4.5	Output power management	54
4.5.1	Reference circuit	55
4.5.2	Buck switched-mode power supplies	55
4.5.3	Linear regulators	57
4.6	General housekeeping	59
4.6.1	19.2 MHz clock	59
4.6.2	Overtemperature protection (smart thermal control)	59
4.7	User interfaces	60
4.7.1	MPP pin specifications	60
4.7.2	Digital control output	61
4.8	IC-level interfaces	61
4.8.1	Poweron circuits and the power sequences	61
4.8.2	SSBI and the interrupt manager	61
<b>5</b>	<b>PM8921 Electrical Specifications</b>	<b>62</b>
5.1	Absolute maximum ratings	62
5.2	Recommended operating conditions	63
5.3	DC power consumption	64
5.4	Digital logic characteristics	65
5.5	Input power management	65
5.5.1	Wall charging over-voltage protection	65
5.5.2	External supply detection	66
5.5.3	SMBC	68
5.5.4	Battery monitoring system	74
5.5.5	Coincell charging	79
5.6	Output power management	80
5.6.1	Reference circuit	83
5.6.2	Buck SMPS	84
5.6.3	Linear regulators	91
5.6.4	PMOS LDO	93
5.6.5	NMOS LDO	96
5.6.6	NCP	98
5.6.7	Voltage switches	99
5.6.8	Internal voltage-regulator connections	101
5.7	General housekeeping	101
5.7.1	Analog multiplexer and scaling circuits	102
5.7.2	HK/XO ADC circuit	105
5.7.3	System clocks	108
5.7.4	Realtime clock	113
5.7.5	Overtemperature protection (smart thermal control)	114

5.8	User interfaces	115
5.8.1	Light pulse generator	115
5.8.2	LPG controllers (digital driver outputs)	116
5.8.3	Current drivers	116
5.8.4	Vibration motor driver	118
5.8.5	One-touch headset control and MIC bias	118
5.8.6	External switch detection	119
5.8.7	Keypad interface	119
5.8.8	Joystick support	120
5.9	IC-level interfaces	120
5.9.1	Poweron circuits and the power sequences	120
5.9.2	SSBI and the interrupt managers	123
5.9.3	UIM support	127
5.9.4	UART multiplexing	128
5.10	General-purpose input/output specifications	128
5.11	Multipurpose pin specifications	130
<b>6</b>	<b>Mechanical Information</b>	<b>132</b>
6.1	Device physical dimensions	132
6.2	Device marking	132
6.3	Device ordering information	134
6.4	Device moisture-sensitivity level	135
6.5	Thermal characteristics	135
<b>7</b>	<b>Carrier, Storage, &amp; Handling Information</b>	<b>136</b>
7.1	Shipping	136
7.1.1	Tape and reel information	136
7.2	Storage	137
7.2.1	Storage conditions	137
7.2.2	Out-of-bag duration	137
7.3	Handling	137
7.3.1	Baking	137
7.3.2	Electrostatic discharge	138
<b>8</b>	<b>PCB Mounting Guidelines</b>	<b>139</b>
8.1	Land pattern, stencil design, and daisy-chain interconnect drawings	139
8.2	SSMT development and characterization	139
8.3	SMT peak package body temperature	140
8.4	SMT process verification	140
<b>9</b>	<b>Part Reliability</b>	<b>141</b>
9.1	Reliability qualifications summary	141
9.2	Qualification sample description	142
<b>10</b>	<b>Exhibit 1</b>	<b>143</b>

## Figures

Figure 1-1 High-level PMM8920 functional block diagram .....	13
Figure 1-2 High-level PM8821 IC functional block diagram .....	15
Figure 1-3 High-level PM8921 IC functional block diagram .....	17
Figure 2-1 PMM8920 module pin assignments (top view) .....	28
Figure 2-2 Pin assignments – left half .....	29
Figure 2-3 Pin assignments – right half .....	30
Figure 4-1 FT SMPS efficiency .....	57
Figure 5-1 Charging flow diagram .....	71
Figure 5-2 BTM diagram .....	78
Figure 5-3 S1 PWM mode .....	87
Figure 5-4 S2 PWM mode .....	87
Figure 5-5 S3 PWM mode .....	88
Figure 5-6 S4 PWM mode .....	88
Figure 5-7 S5 - FT SMPS .....	89
Figure 5-8 S6 - FT SMPS .....	89
Figure 5-9 S7 PWM mode .....	90
Figure 5-10 S8 PWM mode .....	90
Figure 5-11 Multiplexer offset and gain errors .....	104
Figure 5-12 Analog multiplexer load condition for settling time specification .....	104
Figure 5-13 KPD_DRV chart .....	117
Figure 5-14 Example high-level power sequence timing diagram for PM8921 IC when paired with APQ8064E IC (OPT1 = VDD, OPT2 = Hi-Z, OPT3 = VDD) .....	122
Figure 6-1 PMM8920 device marking (top view – not to scale) .....	132
Figure 6-2 Device identification code .....	134
Figure 7-1 Carrier tape drawing with part orientation .....	136
Figure 7-2 Tape handling .....	137

## Tables

Table 1-1 Primary PMM8920 documentation .....	11
Table 1-2 Key PMM8920 features .....	23
Table 1-3 Terms and acronyms .....	25
Table 1-4 Special marks .....	26
Table 2-1 I/O description (pad type) parameters .....	31
Table 2-2 Expected maximum currents at PI and PO pad types .....	33
Table 2-3 Pin descriptions – input power management functions .....	34
Table 2-4 Pin descriptions – output power management functions .....	36
Table 2-5 Pin descriptions – general housekeeping functions .....	38
Table 2-6 Pin descriptions – user interface functions .....	40
Table 2-7 Pin descriptions – IC-level interface functions .....	40
Table 2-8 Pin descriptions – configurable input/output functions .....	42
Table 2-9 Pin descriptions – no connect, do not connect, and reserved .....	44
Table 2-10 Pin descriptions – input DC power .....	45
Table 2-11 Pin descriptions – grounds .....	46
Table 3-1 Absolute maximum ratings .....	47
Table 3-2 Recommended operating conditions .....	48
Table 3-3 Device specifications within PM8921 and PM8821 documents .....	49
Table 4-1 Absolute maximum ratings .....	50
Table 4-2 Recommended operating conditions .....	51
Table 4-3 DC power supply currents .....	52
Table 4-4 Digital I/O characteristics .....	53
Table 4-5 Voltage regulator summary .....	54
Table 4-6 Voltage reference performance specifications .....	55
Table 4-7 2000 mA FT-SMPS performance specifications .....	56
Table 4-8 Linear regulator performance specifications – 50 mA rating .....	57
Table 4-9 RC oscillator performance specifications .....	59
Table 4-10 Multipurpose pin performance specifications .....	60
Table 4-11 MPP pairs .....	61
Table 5-1 Absolute maximum ratings .....	62
Table 5-2 Recommended operating conditions .....	63
Table 5-3 DC power supply currents .....	64
Table 5-4 Digital I/O characteristics .....	65
Table 5-5 Supply detection performance specifications .....	66
Table 5-6 SMBC specifications .....	68
Table 5-7 Trickle charging performance specifications .....	69
Table 5-8 ATC current accuracy .....	69
Table 5-9 SMBC exception handling .....	72
Table 5-10 Battery voltage alarm performance specifications .....	74
Table 5-11 UVLO performance specifications .....	74
Table 5-12 SMPL performance specifications .....	75

Table 5-13	External battery P-channel MOSFET specifications	75
Table 5-14	External MOSFET driver specifications	76
Table 5-15	Battery fuel gauge specifications	76
Table 5-16	Sensed current accuracy	76
Table 5-17	VDD collapse protection performance specifications	77
Table 5-18	Battery interface specifications	77
Table 5-19	BTM calculations	79
Table 5-20	Coincell charging performance specifications	79
Table 5-21	Output power management summary	80
Table 5-22	Voltage reference performance specifications	83
Table 5-23	HF-SMPS performance specifications	84
Table 5-24	2000 mA FT-SMPS performance specifications	86
Table 5-25	Linear regulator performance specifications – 1200 mA rating	91
Table 5-26	LDO regulator specifications	93
Table 5-27	LDO regulator typical specifications	95
Table 5-28	LDO regulator specifications for VREG_XO and VREG_RFCLK	95
Table 5-29	Linear regulator performance specifications – 150 mA rating	96
Table 5-30	LDO regulator typical specifications	97
Table 5-31	NCP regulator performance specifications	98
Table 5-32	100 mA low-voltage switch specifications	99
Table 5-33	300 mA low-voltage switch specifications	99
Table 5-34	65 mA MVS (HDMI) switch specifications	100
Table 5-35	500 mA MVS (OTG) switch specifications	100
Table 5-36	Internal voltage-regulator connections	101
Table 5-37	Analog multiplexer and scaling functions	102
Table 5-38	Analog multiplexer performance specifications	103
Table 5-39	HK/XO ADC performance specifications	105
Table 5-40	AMUX input to ADC output end-to-end accuracy specifications	106
Table 5-41	Specifications for XO_OUT_D0 and XO_OUT_D1	109
Table 5-42	Typical 19.2 MHz crystal specifications (2520 size)	110
Table 5-43	Specifications for XO_OUT_A0, XO_OUT_A1, and XO_OUT_A2	111
Table 5-44	Typical 32 kHz crystal specification	112
Table 5-45	RC oscillator performance specifications	113
Table 5-46	RTC performance specs when using Cal RC, XO/586 and 32 kHz oscillator	114
Table 5-47	Current driver performance specifications	116
Table 5-48	Vibration motor driver performance specifications	118
Table 5-49	HSED and MIC bias performance specifications	119
Table 5-50	Keypad interface performance specifications	119
Table 5-51	Poweron circuit performance specifications	121
Table 5-52	PM8921 interrupt list	123
Table 5-53	UIM signal paths	127
Table 5-54	PM8921 UART functions	128
Table 5-55	Programmable GPIO configurations	128



Table 5-56 Special GPIO default states .....	129
Table 5-57 VOL and VOH for different driver strengths .....	129
Table 5-58 Multipurpose pin performance specifications .....	130
Table 5-59 MPP pairs .....	131
Table 6-1 Part marking line descriptions .....	132
Table 6-2 Device identification code/ordering information details .....	134
Table 6-3 Device thermal resistance .....	135
Table 8-1 Typical SMT reflow profile conditions (for reference only) .....	140
Table 9-1 PMM8160 IC reliability evaluation .....	141

# 1 Introduction

---

This document describes the features and functionality of the PMM8920 Power Management Module on Qualcomm® Snapdragon™ 600E (APQ8064E) processor. Qualcomm processors for embedded computing are dedicated to support embedded device OEMs in several ways:

- Longevity beyond lifecycle of mobile chipsets through 2020
- Detailed documentation for developers
- Availability of development kits/community board for early access
- Multiple OS support including mainline Linux support
- Availability of several computing module partners for customization for your individual projects and products

Snapdragon 600E processors deliver high-performance computing, low-power consumption, and a rich multimedia experience for embedded devices.

It is an ideal solution for any application that requires computing horsepower and integrated Wi-Fi/Bluetooth connectivity, such as:

- Smart Home
- Industrial Appliances
- Digital Media and TV dongles
- Smart Surveillance
- Robotics

Snapdragon supports a clear deployment path for embedded device OEMs and developers – starting with single-board computers and development kits, and scaling up to customer solutions, integration services, and production-ready, customizable computing modules.

This document provides a description of chipset capabilities. Not all features are available, nor are all features supported in the software.

**NOTE** Enabling some features may require additional licensing fees.

## 1.1 Documentation overview

Technical information for the PMM8920 power management module is primarily covered by the documents listed in [Table 1-1](#). Each is a self-contained document, but a thorough understanding of the device and its applications requires familiarization with all of them. The device description in [Section 1.2](#) is a good place to start.

**Table 1-1 Primary PMM8920 documentation**

Title	Description
<i>PMM8920 Power Management Module Device Specification</i> (this document)	Introduces the PMM8920 device that integrates two power management (PM) die (PM8921 and PM8821 die) into a single module, and then defines: its pin assignments; composite (PM8921 + PM8821 IC) electrical specifications; mechanical packaging; shipping, storage, and handling instructions; printed circuit board (PCB) mounting guidelines; and part reliability. This document can be used by company purchasing departments to facilitate procurement.
<i>Qualcomm Snapdragon 600E Processor (APQ8064E) Chipset Data Sheet</i>	Detailed functional and interface descriptions for all chipset ICs: <ul style="list-style-type: none"> <li>■ RF transceiver: WGR7640 IC for GPS</li> <li>■ Power management: PMM8920 IC</li> <li>■ WLAN and FM radio: QCA6234 IC</li> <li>■ Audio codec: WCD9311 IC</li> </ul>

This PMM8920 device specification is organized as follows:

- Chapter 1** Provides an overview of the PMM8920 documentation, gives a high-level functional block diagram of the device, lists the device features, and defines marking conventions, terms, and acronyms used throughout this document.
- Chapter 2** Defines the device pin assignments.
- Chapter 3** Defines PMM8920 absolute maximum ratings and recommended operating conditions.
- Chapter 4** Defines PM8821 electrical performance.
- Chapter 5** Defines PM8921 electrical performance.
- Chapter 6** Provides module mechanical information, including dimensions, markings, ordering information, moisture sensitivity, and thermal characteristics.
- Chapter 7** Discusses shipping, storage, and handling of PMM8920 devices.
- Chapter 8** Presents procedures and specifications for mounting the PMM8920 device onto PCBs.
- Chapter 9** Presents PMM8920 device reliability data, including a definition of the qualification samples and a summary of qualification test results.
- Chapter 10** Provides the details of the licensing agreement.

## 1.2 PMM8920 device introduction

The PMM8920 device is a module that integrates two power management die (PM8921 and PM8821 die) into a single package. Like the individual PMICs, the PMM8920 device functionality (Figure 1-1) is partitioned into five major blocks to simplify discussion:

- Input power management
- Output power management
- General housekeeping

- User interfaces
- IC interfaces

Most of the information contained in this device specification is organized accordingly – including the circuit groupings within the block diagram ([Figure 1-1](#)), pin descriptions ([Chapter 2](#)), and detailed electrical specifications ([Chapter 3](#)).

The module also has several pins that can be configured to support the five major blocks – general-purpose input/output (GPIO) pins and multipurpose pins (MPPs). The two mixed-signal BiCMOS die are integrated into a 255-pin nano-scale package (255 FBGA) that includes several ground pins for electrical ground and thermal relief.




Figure 1-1 High-level PMM8920 functional block diagram

## 1.3 PMM8920 device features

### 1.3.1 Top-level PMM8920 device features

- Integrates two power management die into a single package ( $13.9 \times 12.3 \times 1.29$  mm)
  - PM8921 IC ( $7.8 \times 7.8 \times 1.0$  mm)
  - PM8821 IC ( $2.8 \times 2.4 \times 0.55$  mm)
- Integrates some discrete components
- Reduces board area
- Simplifies board layout with in-package interconnections

## 1.4 PM8821 IC introduction

The PM8821 IC is a companion device that supplements a primary PM8921 IC.

The PM8821 IC extends the PM8921 power management capabilities:

- Two fast-transient switched mode power supply (FT-SMPS) circuits for powering high-performance application processor cores that exhibit highly dynamic load changes
- One internal use low-dropout (LDO) linear regulator
- Four configurable multipurpose pins (MPPs) for expanding the digital and analog I/O connections

The PM8821 functionality ([Figure 1-1](#)) is partitioned into four major blocks to simplify discussion:

- Output voltage regulation
- General housekeeping
- User interfaces
- IC interfaces

Most of the information contained in this device specification is organized accordingly – including the circuit groupings within the block diagram ([Figure 1-2](#)) and detailed electrical specifications ([Chapter 4](#)).

This mixed-signal BiCMOS device is available in the 42-pin wafer-level nanoscale package (42 WLNSP) that includes several ground pins for electrical ground and thermal relief.




Figure 1-2 High-level PM8821 IC functional block diagram

## 1.5 PM8921 IC introduction

The PM8921 device ([Figure 1-3](#)) integrates all device power management, general housekeeping, and user interface support functions into a single mixed-signal IC. Its versatile design is suitable for CDMA, UMTS, and GSM tablets, and other embedded products.

This mixed-signal BiCMOS device is available in the 251-pin nano-scale package (NSP) that includes several ground pins.

Since the PM8921 IC includes so many diverse functions, its operation is more easily understood by considering major functional blocks individually. Therefore, the PM8921 document-set is organized by the following device functionality:

- Input power management
- Output power management
- General housekeeping
- User interfaces
- IC interfaces
- Configurable pins – either MPPs or GPIOs – that can be configured to function within some of the other categories

Most of the information contained in this device specification is organized accordingly – including the circuit groupings within the block diagram ([Figure 1-3](#)) and detailed electrical specifications ([Chapter 5](#)).






Figure 1-3 High-level PM8921 IC functional block diagram

## 1.6 Input power management features

### 1.6.1 PM8921 die

- Dual-charger support
  - Fully integrated 30 V USB over-voltage protection
  - 30 V wall charger OVP (external OVP FET required)
- Valid external supply attachment and removal detection
- SMBC for better efficiency than linear charging
  - Four regulation control loops: USB input current, DC\_IN input voltage, VPH\_PWR output voltage, and battery current
- Supports lithium-ion and lithium-ion polymer
- Automated charging modes that allow PMIC battery charging with less software intervention
- Trickle, constant current, and constant voltage charging of the main battery
- ATC LED supply; supplements ATC current driver
- An expanded battery monitoring system (BMS) that includes a battery fuel gauge for accurate management of battery resources
- External battery MOSFET is optional
- Supports coin cell backup battery or keep-alive capacitor (including charging)
- Battery voltage alarms with programmable thresholds
- VDD collapse protection
- Under-voltage lockout (UVLO) protection
- Automated recovery from sudden momentary power loss (SMPL)

## 1.6.2 Output power management

### 1.6.2.1 PM8921 die

- Seven buck (step-down) switched-mode power supply circuits
  - Five high-frequency (HF-SMPS) circuits rated for 1.5 A each
  - Two fast transient (FT-SMPS) circuits rated for 2 A each
- 20 low-dropout regulator circuits with programmable output voltages, supporting a wide range of current ratings: 1.2 A (5), 600 mA (2), 300 mA (4), 150 mA (7), and 50 mA (2); in addition, there are two low-noise low-dropout (LDO) regulators for the clock system of which one is internal only.
- Seven low-voltage switches and two medium voltage switches for power supply gating to external circuits
  - Soft-start feature reduces in-rush current and avoids voltage drops at the source regulator
  - Over-current protection
- Supports dynamic voltage scaling (DVS) on key regulators
- Regulators can be individually enabled/disabled for power savings
- Low-power mode available on all regulators
- All regulated outputs are derived from a common bandgap reference and trimmed for  $\pm 1\%$  accuracy

### 1.6.2.2 PM8821 die

- Two FT-SMPS circuits; rated for 2000 mA each
  - Static voltage scaling (SVS) – APQ open-loop control of FT-SMPS output voltage
  - Adaptive voltage scaling (AVS) – APQ closed-loop control of FT-SMPS output voltage to optimize processor supply voltage for power consumption vs. performance trade-offs
  - SMPS step control (SSC) – algorithm that manages voltage transitions between AVS set points to ensure a smooth, controlled ramp
- One internal low dropout regulator circuit to power up internal voltages; 50 mA
  - Low-power mode available on regulator
- All regulated outputs are derived from a common bandgap reference and trimmed for  $\pm 1\%$  accuracy

## 1.6.3 General housekeeping features

### 1.6.3.1 PM8921 die

- ADC input switches and analog multiplexing selects from several possible inputs (including MPPs)
- Input scaling increases the effective ADC resolution
- Dedicated on-chip HK/XO ADC for monitoring XO temperature and other housekeeping (HK) functions
- ADC arbiter to handle multiple simultaneous conversion requests
- 19.2 MHz XO circuitry and algorithms
- Five 19.2 MHz XO outputs with independent controllers
  - Three low-noise outputs; two low-power outputs
  - Enables XO warm-up, synchronization, deglitching, and buffering
- HS-USB support with 19.2 MHz reference clock output
- MP3 support with 2.4 MHz clock output in a low-power mode
- 32.768 kHz sleep crystal support
- Optional elimination of the 32.768 kHz XTAL
- On-chip RC oscillator for backup; oscillator detectors and automated switch-over
- One dedicated sleep clock output plus two configurable GPIOs for two more
- Real-time clock for tracking time and generating associated alarms
- On-chip adjustments minimize crystal oscillator frequency errors
- Multistage over-temperature protection (smart thermal control)
- Buffered reference voltage outputs via configurable MPPs

### 1.6.3.2 PM8821 die

- 19.2 MHz oscillator input from PM8921 or from on-chip RC oscillator for SSBI communication
- Multistage over-temperature protection (smart thermal control)

## 1.6.4 User interface features

### 1.6.4.1 PM8921 die

- One programmable, 5 V-tolerant LED drivers (up to 40 mA)
- One 5 mA automatic trickle charging (ATC) indicator
- One LPG control for external drivers (GPIOs)
- Vibration motor driver programmable from 1.2 to 3.1 V in 100 mV increments
- External switch detection (supporting headset and flip switches)
- Joystick support

### 1.6.4.2 PM8821 die

- Four multipurpose pins that can be configured as digital inputs or outputs; or level-translating bidirectional I/Os

## 1.6.5 IC-level interface features

### 1.6.5.1 PM8921 die

- SSBI 2.0 for efficient initialization, status, and control
- Three internal interrupt managers (secure and user)
- Many functions monitored and reported through realtime and interrupt status signals
- Dedicated circuits for controlled power sequencing
- Several events continuously monitored for triggering power-on/power-off sequences
- Dedicated control settings for selecting optional PMIC hardware configurations
- SSBI clock input from the APQ device allows communications even when the PMIC XO is off
- Supports and orchestrates soft resets
- External controls (via GPIOs) for enabling external regulators
- 3:1 UART multiplexer (via GPIOs)
- UIM detection (via GPIO) and UIM level translators (via MPPs and GPIOs) enable modem IC interfacing with external modules

### 1.6.5.2 PM8821 die

- Single-wire serial bus interface (SSBI) for efficient initialization, status, and control
  - With backwards compatible SSBI1.0 mode (default at power-up)
- Alternate SSBI clock input from the APQ device allows communications even when XO is off
- Interrupt manager with single interrupt request output to the APQ device
- Dedicated circuits for power sequencing, coordinated by the PM8921
- Power control inputs from external devices allows output voltages to be enabled and disabled on demand, thereby reducing quiescent current
- MPP4 on the PM8821 die is internally connected to PM8920 XO\_OUT\_D0\_EN pin

## 1.6.6 Configurable I/O features

### 1.6.6.1 PM8921 die

- Twelve MPPs that can be configured as digital inputs or outputs; level-translating bidirectional I/Os; analog multiplexer inputs; or buffered VREF analog outputs
- 26 general purpose input/output pins that can be configured as digital inputs or outputs or level-translating I/Os; these configurable I/Os are much faster than MPPs

### 1.6.6.2 PM8821 die

- Three MPPs that can be configured as digital inputs or outputs or level-translating bidirectional I/Os

## 1.6.7 Package features

- Two power-management die integrated into a small package –  $13.9 \times 12.3 \times 1.29$  mm
- 255-pin FBGA with several ground pins for electrical ground, mechanical stability, and thermal relief

## 1.6.8 Summary of key PMM8920 features

**Table 1-2 Key PMM8920 features**

Feature	PMM8920 capability
<b>Input power management</b>	
Supported external power sources	USB and/or wall charger
Over-voltage protection USB Wall charger	Fully integrated up to +30 V (integrated OVP FET) Up to +30 V with external OVP FET
Supported battery technologies	Lithium-ion, lithium-ion polymer
Charger regulation method	<ul style="list-style-type: none"> <li>■ Efficient switched-mode battery charger</li> <li>■ Four control loops: <ul style="list-style-type: none"> <li>□ USB input current</li> <li>□ DC_IN input voltage</li> <li>□ VPH_PWR output voltage</li> <li>□ Battery current</li> </ul> </li> </ul>
Supported charging modes	<ul style="list-style-type: none"> <li>■ Trickle, constant current, and constant voltage modes</li> <li>■ More automated for less software interaction</li> </ul>
ATC indicator supply	ATC LED supply; supplements ATC current driver
External battery MOSFET	Optional
Voltage, current and thermal sensors	Internal and external nodes; reported to on-chip state machine
Battery monitoring system	Including battery fuel gauge for better accuracy
Coin-cell or capacitor backup	Keep-alive power source
<b>Output power management</b>	
Buck SMPS PM8921 die PM8821 die	7 SMPS circuits; 5 HF-SMPS @ 1.5 A, 2 FT-SMPS @ 2.0 A 2 FT-SMPS circuits @ 2.0 A
LDOs PM8921 die PM8821 die	20: 5 @ 1.2 A, 2 @ 600 mA, 4 @ 300 mA; 7 @ 150 mA; 2 @ 50 mA 1: 50 mA on-die
Voltage switching PM8921 die Low-voltage Medium-voltage PM8821 die	Gate power to external circuits; limits in-rush current & overcurrent  7: to 1.8 V 2: to 5.0 V none
Power control from external devices	Allows Bluetooth (BT), WLAN, etc., to enable sets of regulators
External voltage-source enables	Enable external SMPS circuits like a +5 V boost converter
<b>General HK</b>	
On-chip ADC	Shared HK and XO support

**Table 1-2 Key PMM8920 features (cont.)**

Feature	PMM8920 capability
Analog multiplexing for ADC HK inputs XO input	Select from up several inputs including configurable MPPs Dedicated pin (XO_THERM)
Overtemperature protection	Multistage smart thermal control for each die
19.2 MHz oscillator support	XO (with on-chip ADC)
XO controller and XO outputs	Five sets: Three low-noise outputs and two low-power outputs
Special purpose clock outputs	Two extra sleep clocks; 19.2 MHz for HS-USB; 2.4 MHz for MP3
Integrated 32 kHz clock source	Sleep clock without external crystal
Buffered VREF outputs	Via MPPs
Realtime clock	RTC clock circuits and alarms
<b>User interfaces</b>	
Current drivers	<ul style="list-style-type: none"> <li>■ One capable of sinking up to 40 mA; 5 V tolerant</li> <li>■ One dedicated ATC indicator (5 mA)</li> </ul>
Controls for external current drivers	1 LPG output
Vibration motor driver	1.2 to 3.1 V, in 100 mV increments
Extra features	Joystick support
<b>IC-level interfaces</b>	
Primary status and control	<ul style="list-style-type: none"> <li>■ SSBI for each die</li> <li>■ Alternate clock from APQ enables SSBI even when PMIC XO is off</li> </ul>
Interrupt managers	<ul style="list-style-type: none"> <li>■ One interrupt on the PM8891 die</li> <li>■ Three interrupts on the PM8921 die: secure and user</li> </ul>
Optional hardware configurations	OPT bits select hardware configuration
Power sequencing	Poweron, poweroff, and soft resets; coordination between two die
UIM support	Level translations and UIM detection
Extra features	External SMPS enable; 3:1 UART multiplexer; USB_ID detection
<b>Configurable I/Os</b>	
MPPs PM8921 die PM8821 die	12: all configurable as digital inputs or outputs; level-translating bidirectional I/Os; analog multiplexer inputs; or VREF analog outputs 3: all configurable as digital inputs or outputs; level-translating bidirectional I/Os; analog multiplexer inputs; or VREF analog outputs
GPIO pins	26: configurable as digital inputs or outputs or level-translating I/Os; these configurable I/Os are much faster than MPPs
<b>Package</b>	
Size	13.9 × 12.3 × 1.29 mm
Pin count and package type	255-pin FBGA



## 1.7 Terms and acronyms

Table 1-3 defines terms and acronyms used throughout this document.

**Table 1-3 Terms and acronyms**

Term or acronym	Definition
ADC	Analog-to-digital converter
AVS	Adaptive voltage scaling
BT	Bluetooth
DVS	Dynamic voltage scaling
FT, FT-SMPS	Fast transient, fast transient switched-mode power supply
GPIO	General-purpose input/output
HAST	Highly accelerated stress test
HDMI	High-definition multimedia interface
HK	Housekeeping
HS-USB	High-speed USB
HTOL	High-temperature operating life
ID	Identification
LDO	Low-dropout linear regulator
Li	Lithium
LPG	Light pulse generator
LSB	Least significant bit
LVS	Low-voltage switch
MBB	Moisture barrier bag
MDM	Mobile Data Modem
MPP	Multipurpose pin
MSL	Moisture-sensitivity level
MUX	Multiplexer
MVS	Medium-voltage switch
NCP	Negative charge pump
OTG	On-the-go
PA	Power amplifier
PCB	Printed circuit board
PFM	Pulse-frequency modulation
PM	Power management
PSRR	Power-supply ripple rejection
PWM	Pulse-width modulation
SBI	Serial bus interface (3-wire, unless designated as SSBI)
SMPL	Sudden momentary power loss

**Table 1-3 Terms and acronyms (cont.)**

Term or acronym	Definition
SMPS	Switched-mode power supply (DC-to-DC converter)
SMT	Surface mount technology
SnPb	Tin/lead
SSBI	Single-wire serial bus interface
SSC	SMPS step control
SVS	Static voltage scaling
TCXO	Temperature-compensated crystal oscillator
UART	Universal asynchronous receiver-transmitter
UBM	Universal Broadcast Modem
UIM	User identity module
USB, USB-OTG	Universal serial bus, USB on-the-go
VCTCXO	Voltage-controlled temperature-compensated crystal oscillator
VPH_PWR	Phone power supply (from charger or battery)
WLAN	Wireless local area network
XO	Crystal oscillator

## 1.8 Special marks

Table 1-4 defines special marks used in this document.

**Table 1-4 Special marks**

Mark	Definition
[ ]	Brackets ([ ]) sometimes follow a pin, register, or bit name. These brackets enclose a range of numbers. For example, GPIO_INT[7:0] may indicate a range that is 8 bits in length, or DATA[7:0] may refer to eight DATA pins.
_N	A suffix of _N indicates an active low signal. For example, PON_RESET_N.
0x0000	Hexadecimal numbers are identified with an x in the number, for example, 0x0000. All numbers are decimal (base 10) unless otherwise specified. Non-obvious binary numbers have the term binary enclosed in parentheses at the end of the number, for example, 0011 (binary).
	A vertical bar in the outside margin of a page indicates that a change was made since the previous revision of this document.

## 2 Pin Definitions

---

The PMM8920 module is available in the 255-pin FBGA that includes several ground pins for electrical grounding, mechanical strength, and thermal continuity. See [Chapter 4](#) for package details. A high-level view of the pin assignments is shown in [Figure 2-1](#).

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
A	NC	GND_8821_S2	GND_8821_S2	VDD_8821_S2	VDD_8821_S2	GND_8921_XO	VDD_8921_L10_22	VOUT_5VS_OTG	GND_8921_S1	GND_8921_S3	VDD_8921_S2	GND_8921_S2	VDD_8921_S5	VDD_8921_S5	GND_8921_S5	GND_8921_S5	NC	A
B	NC	NC	NC	PON_RST_N_8821	XTAL_32K_OUT	XTAL_32K_IN	VREG_8921_L10	VREG_8921_L22	VDD_8921_S1	GND_8921_S3	VREG_8921_S3	PON_RST_N_8921	VREG_8921_S2	VREG_8921_L18	VREG_8921_S5	OPT3_8921	ATC_LED_SRC	B
C	NC	NC	VSW_8821_S2	VSW_8821_S2	VSW_8821_S2	VREG_8921_L1	VDD_8921_L25	VREG_8921_L25	VSW_8921_S1	VDD_8921_S3	VSW_8921_S2	VSW_8921_S2	VSW_8921_S5	VSW_8921_S5	VSW_8921_S5	CBL_PWR0_N	LED_DRV0_N	C
D	XO_OUT_D0_EN	VREG_8821_S2	VREG_8921_L2	VREG_8921_L12	VOUT_5VS_HDMI	RESIN_N	GND_8921_REF	VREG_8921_S1	VSW_8921_S1	VSW_8921_S3	KYPD_PWR_N	GPIO_07	MPP_8921_04	MPP_8921_01	USB_IN	AMUX_IN	OVP_SNS	D
E	MPP_8821_03	SSBI_8821	GND	VIN_5VS	VREG_8921_L3	USB_ID	GND_8921_XO	VDD_8921_L1_2_12_18	VDD_8921_L24	VSW_8921_S3	MPP_8921_02	MPP_8921_05	MPP_8921_03	MPP_8921_06	USB_OUT	OVP_CTL	USB_IN	E
F	GND	MPP_8821_02	VPH_PWR_8821	VREF_XO	XO_OUT_D1	VREG_XO	XO_THERM	XO_OUT_A0	XO_OUT_A1	VREG_8921_L24	GPIO_18	GPIO_19	BAT_ID	PA_THERM	CBL_PWR1_N	PHY_VBUS	USB_OUT	F
G	GND	NC	VREG_8921_L17	VDD_8921_L5_8_16	VREG_8921_L5	VREG_8921_L8	VDD_8921_L4_14	GND	GND	GND	GPIO_20	GPIO_22	GPIO_33	VIB_DRV_N	GND_8921_DRV	BMS_CSN	VPH_PWR_8921	G
H	MPP_8821_01	NC	VDD_8921_L21_23_29	VREG_8921_L9	VREG_8921_L11	VDD_8921_L9_11	VIN_8921_LVS2	VREG_8921_L16	GND_8921_XOBUF	GND	GND	GND	GND	DC_IN	VREG_8921_L14	VPRE_CAP	BAT_FET_N	H
J	GND_8821_REF	GND	VDD_8921_L3_15_17	XTAL_19M_OUT	XTAL_19M_IN	GPIO_31	XO_OUT_A2	VREG_8921_L4	GND	GND	GND	GND	GND	DC_IN	VDRV_P	VBAT	VDD_CDRV	J
K	NC	VREG_8821_S1	VREG_8921_L15	GPIO_26	GPIO_28	GPIO_32	XO_OUT_D0	VOUT_8921_LVS2	GND_CHG	GPIO_23	GPIO_36	GPIO_35	GPIO_39	GPIO_44	VDRV_N	BMS_CSP	VREF_LPDDR2	K
L	GND	INT_N_8821	VREG_8921_L6	GPIO_29	VREG_8921_L23	VOUT_8921_LVS3	GPIO_30	VREG_8921_L26	VDD_8921_L27	GPIO_34	GPIO_38	GPIO_42	GPIO_41	MPP_8921_08	GND_CHG_HP	VCOIN	VSW_CHG	L
M	NC	NC	VDD_8921_L26	GPIO_27	VOUT_8921_LVS4	GND_8921_XOADC	VOUT_8921_LVS5	VREG_8921_L27	VSW_8921_S7	GPIO_43	GPIO_37	GPIO_40	MPP_8921_07	MPP_8921_09	GND_CHG_HP	SSBI_8921	VSW_CHG	M
N	VREG_8921_L7	NC	VSW_8821_S1	VSW_8821_S1	VSW_8821_S1	VOUT_8921_LVS6	VOUT_8921_LVS1	VDD_8921_L28	VSW_8921_S7	VSW_8921_S4	VSW_8921_S4	GND	VSW_8921_S6	VSW_8921_S6	VSW_8921_S6	MPP_8921_12	BAT_THERM	N
P	VDD_8921_L6_7	NC	NC	SLEEP_CLK0	INT_MDM_N_8921	INT_USR_N_8921	VREG_8921_S7	VOUT_8921_LVS7	VDD_8921_S7	VREF_BAT	VREG_8921_S4	INT_SEC_N_8921	PS_HOLD	MPP_8921_10	VREG_8921_S6	MPP_8921_11	GND_CHG_HP	P
R	NC	GND_8821_S1	GND_8821_S1	VDD_8821_S1	VDD_8821_S1	VIN_8921_LVS1_3_6	VIN_8921_LVS4_5_7	VREG_8921_L28	GPIO_05	GND_8921_S7	VDD_8921_S4	GND_8921_S4	VDD_8921_S6	VDD_8921_S6	GND_8921_S6	GND_8921_S6	GND_CHG_HP	R
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	
Input Power Management		Output Power Management		General Housekeeping		User Interface		IC Interface		GPIO or MPP		NC		Power		Ground		

Figure 2-1 PMM8920 module pin assignments (top view)

Since the text within Figure 2-1 is difficult to read, close-up views of the left and right halves are shown in Figure 2-2 and Figure 2-3, respectively.

	1	2	3	4	5	6	7	8	9	
A	NC	GND_8821_S2	GND_8821_S2	VDD_8821_S2	VDD_8821_S2	GND_8921_XO	VDD_8921_L10_22	VOUT_5VS_OTG	GND_8921_S1	A
B	NC	NC	NC	PON_RST_N_8821	XTAL_32K_OUT	XTAL_32K_IN	VREG_8921_L10	VREG_8921_L22	VDD_8921_S1	B
C	NC	NC	VSW_8821_S2	VSW_8821_S2	VSW_8821_S2	VREG_8921_L1	VDD_8921_L25	VREG_8921_L25	VSW_8921_S1	C
D	XO_OUT_D0_EN	VREG_8821_S2	VREG_8921_L2	VREG_8921_L12	VOUT_5VS_HDMI	RESIN_N	GND_8921_REF	VREG_8921_S1	VSW_8921_S1	D
E	MPP_8821_03	SSBI_8821	GND	VIN_5VS	VREG_8921_L3	USB_ID	GND_8921_XO	VDD_8921_L1_2_12_18	VDD_8921_L24	E
F	GND	MPP_8821_02	VPH_PWR_8821	VREF_XO	XO_OUT_D1	VREG_XO	XO_THERM	XO_OUT_A0	XO_OUT_A1	F
G	GND	NC	VREG_8921_L17	VDD_8921_L5_8_16	VREG_8921_L5	VREG_8921_L8	VDD_8921_L4_14	GND	GND	G
H	MPP_8821_01	NC	VDD_8921_L21_23_29	VREG_8921_L9	VREG_8921_L11	VDD_8921_L9_11	VIN_8921_LVS2	VREG_8921_L16	GND_8921_XOBUF	H
J	GND_8821_REF	GND	VDD_8921_L3_15_17	XTAL_19M_OUT	XTAL_19M_IN	GPIO_31	XO_OUT_A2	VREG_8921_L4	GND	J
K	NC	VREG_8821_S1	VREG_8921_L15	GPIO_26	GPIO_28	GPIO_32	XO_OUT_D0	VOUT_8921_LVS2	GND_CHG	K
L	GND	INT_N_8821	VREG_8921_L6	GPIO_29	VREG_8921_L23	VOUT_8921_LVS3	GPIO_30	VREG_8921_L26	VDD_8921_L27	L
M	NC	NC	VDD_8921_L26	GPIO_27	VOUT_8921_LVS4	GND_8921_XOADC	VOUT_8921_LVS5	VREG_8921_L27	VSW_8921_S7	M
N	VREG_8921_L7	NC	VSW_8821_S1	VSW_8821_S1	VSW_8821_S1	VOUT_8921_LVS6	VOUT_8921_LVS1	VDD_8921_L28	VSW_8921_S7	N
P	VDD_8921_L6_7	NC	NC	SLEEP_CLK0	INT_MDM_N_8921	INT_USR_N_8921	VREG_8921_S7	VOUT_8921_LVS7	VDD_8921_S7	P
R	NC	GND_8821_S1	GND_8821_S1	VDD_8821_S1	VDD_8821_S1	VIN_8921_LVS1_3_6	VIN_8921_LVS4_5_7	VREG_8921_L28	GPIO_05	R
	1	2	3	4	5	6	7	8	9	

**Input Power Management**

**Output Power Management**

**General Housekeeping**

**User Interface**

**IC Interface**

**GPIO or MPP**

**Power**

**Ground**

**NC**

Figure 2-2 Pin assignments – left half

	10	11	12	13	14	15	16	17	
A	GND_8921_S3	VDD_8921_S2	GND_8921_S2	VDD_8921_S5	VDD_8921_S5	GND_8921_S5	GND_8921_S5	NC	A
B	GND_8921_S3	VREG_8921_S3	PON_RST_N_8921	VREG_8921_S2	VREG_8921_L18	VREG_8921_S5	OPT3_8921	ATC_LED_SRC	B
C	VDD_8921_S3	VSW_8921_S2	VSW_8921_S2	VSW_8921_S5	VSW_8921_S5	VSW_8921_S5	CBL_PWR0_N	LED_DRV0_N	C
D	VSW_8921_S3	KYPD_PWR_N	GPIO_07	MPP_8921_04	MPP_8921_01	USB_IN	AMUX_IN	OVP_SNS	D
E	VSW_8921_S3	MPP_8921_02	MPP_8921_05	MPP_8921_03	MPP_8921_06	USB_OUT	OVP_CTL	USB_IN	E
F	VREG_8921_L24	GPIO_18	GPIO_19	BAT_ID	PA_THERM	CBL_PWR1_N	PHY_VBUS	USB_OUT	F
G	GND	GPIO_20	GPIO_22	GPIO_33	VIB_DRV_N	GND_8921_DRV	BMS_CSN	VPH_PWR_8921	G
H	GND	GND	GND	GND	DC_IN	VREG_8921_L14	VPRE_CAP	BAT_FET_N	H
J	GND	GND	GND	GND	DC_IN	VDRV_P	VBAT	VDD_CDRV	J
K	GPIO_23	GPIO_36	GPIO_35	GPIO_39	GPIO_44	VDRV_N	BMS_CSP	VREF_LPDDR2	K
L	GPIO_34	GPIO_38	GPIO_42	GPIO_41	MPP_8921_08	GND_CHG_HP	VCOIN	VSW_CHG	L
M	GPIO_43	GPIO_37	GPIO_40	MPP_8921_07	MPP_8921_09	GND_CHG_HP	SSBI_8921	VSW_CHG	M
N	VSW_8921_S4	VSW_8921_S4	GND	VSW_8921_S6	VSW_8921_S6	VSW_8921_S6	MPP_8921_12	BAT_THERM	N
P	VREF_BAT	VREG_8921_S4	INT_SEC_N_8921	PS_HOLD	MPP_8921_10	VREG_8921_S6	MPP_8921_11	GND_CHG_HP	P
R	GND_8921_S7	VDD_8921_S4	GND_8921_S4	VDD_8921_S6	VDD_8921_S6	GND_8921_S6	GND_8921_S6	GND_CHG_HP	R
	10	11	12	13	14	15	16	17	

**Input Power Management**

**Output Power Management**

**General Housekeeping**

**User Interface**

**IC Interface**

**GPIO or MPP**

**Power**

**Ground**

**NC**

Figure 2-3 Pin assignments – right half

## 2.1 I/O parameter definitions

Table 2-1 I/O description (pad type) parameters

Symbol	Description
<b>Pad attribute</b>	
AI	Analog input
AO	Analog output
DI	Digital input (CMOS)
DO	Digital output (CMOS)
HS	High speed
LS	Low speed
PI	Power input; an input pin that handles 10 mA or more <sup>1</sup>
PO	Power output; an output pin that handles 10 mA or more <sup>1</sup>
Z	High-impedance (high-Z) output
<b>GPIO pins, when configured as inputs, have configurable pull settings.</b>	
NP	No internal pull enabled
PU	Internal pull-up enabled
PD	Internal pull-down enabled
<b>GPIO pins, when configured as outputs, have configurable drive strengths.</b>	
H	High: ~ 0.9 mA at 1.8 V; ~ 1.9 mA at 2.6 V
M	Medium: ~ 0.6 mA at 1.8 V; ~ 1.25 mA at 2.6 V
L	Low: ~ 0.15 mA at 1.8 V; ~ 0.3 mA at 2.6 V
<b>Pad voltage groupings</b>	
V_DIG	Supply for XO digital output buffers (XO_OUT_Dx); connected internally to VREG_8921_L4
V_ANA	Supply for XO analog output buffers (XO_OUT_Ax); connected internally to VREG_RF_CLK
V_dVdd	Supply for PM8921 internal digital logic; internally connected to VDD_8921_L4_14. All XO enable signals are supplied by V_dVDD, but they can be overdriven to 5.5 V for logic high. Even when overdriven, their logic thresholds still reference to V_dVdd.
V_PAD	Supply for modem IC digital interfaces; connected externally to VDD_8921_L1_2_12_18
V_XX	Selectable supply for GPIO circuits. Options include the following: V_G0 = VDD_8921_L4_14 (VPH_PWR) V_G1 = VIN from output of 3.3 V buck boost or from VPH_PWR if no buck-boost is used V_G2 = VREG_8921_S4 (1.8 V) V_G3 = VREG_8921_L15 (2.85V or 1.8 V) V_G4 = VREG_8921_L4 (1.8V) V_G5 = VREG_8921_L3 (3.075V) V_G6 = VREG_8921_L17 (2.85 V or 1.8V) V_G7 = reserved

**Table 2-1 I/O description (pad type) parameters (cont.)**

Symbol	Description
V_YY	Selectable supply for PM8921 MPP circuits. Options include the following: V_8921_M0 = VREG_8921_S1 (1.225 V) V_8921_M1 = VREG_8921_S4 (1.8 V) V_8921_M2 = not used V_8921_M3 = VREG_8921_L15 (2.85 V or 1.8 V) V_8921_M4 = VREG_8921_L17 (2.85 V or 1.8 V) V_8921_M5 = not used V_8921_M6 = not used V_8921_M7 = VDD_8921_L4_14 (VPH_PWR)
V_ZZ	Selectable supply for PM8821 MPP circuits. Options include the following: V_8821_M0 = VDD_8921_L1_2_12_18 (1.8 V) V_8821_M1 = reserved V_8821_M2 = reserved V_8821_M3 = VPH_PWR (3.6 V nominal) V_8821_M4 = VPH_PWR (3.6 V nominal) V_8821_M5 = VPH_PWR (3.6 V nominal) V_8821_M6 = VPH_PWR (3.6 V nominal)
V_XO	Crystal oscillator (XO) supply voltage; connected internally to VREG_XO
V_VDD	VPH_PWR

1. The maximum current levels expected on PI and PO type pads are listed in [Table 2-2](#).



**Table 2-2 Expected maximum currents at PI and PO pad types**

Pad #	Function	Type	Current (mA) <sup>2</sup>	Pad #	Function	Type	Current (mA) <sup>2</sup>
C17	LED_DRV0_N	PI	40	H5	VREG_8921_L11	PO	150
N7	VOUT_8921_LVS1	PO	100	D4	VREG_8921_L12	PO	150
K8	VOUT_8921_LVS2	PO	300	H15	VREG_8921_L14	PO	50
L6	VOUT_8921_LVS3	PO	100	K3	VREG_8921_L15	PO	150
M5	VOUT_8921_LVS4	PO	100	H8	VREG_8921_L16	PO	300
M7	VOUT_8921_LVS5	PO	100	G3	VREG_8921_L17	PO	150
N6	VOUT_8921_LVS6	PO	100	B14	VREG_8921_L18	PO	150
P8	VOUT_8921_LVS7	PO	100	B8	VREG_8921_L22	PO	150
A8	VOUT_5VS_OTG	PO	500	L5	VREG_8921_L23	PO	150
D5	VOUT_5VS_HMDI	PO	62	F10	VREG_8921_L24	PO	1200
F6	VREG_XO	PO	50	C8	VREG_8921_L25	PO	1200
C6	VREG_8921_L1	PO	150	L8	VREG_8921_L26	PO	1200
D3	VREG_8921_L2	PO	150	M8	VREG_8921_L27	PO	1200
E5	VREG_8921_L3 <sup>1</sup>	PO	150	R8	VREG_8921_L28	PO	1200
J8	VREG_8921_L4	PO	50	N3, N4, N5	VSW_8821_S1	PO	2000
G5	VREG_8921_L5	PO	300	C3, C4, C5	VSW_8821_S2	PO	1500
L3	VREG_8921_L6	PO	600	C9, D9	VSW_8921_S1	PO	1500
N1	VREG_8921_L7	PO	150	C11, C12	VSW_8921_S2	PO	1500
G6	VREG_8921_L8	PO	300	D10, E10	VSW_8921_S3	PO	1500
H4	VREG_8921_L9	PO	300	N10, N11	VSW_8921_S4	PO	1500
B7	VREG_8921_L10	PO	600	C13, C14, C15	VSW_8921_S5	PO	2000
				N13, N14, N15	VSW_8921_S6	PO	2000
				M9, N9	VSW_8921_S7	PO	1500

1. VREG\_8921\_L3 is used as the USB\_LDO is a conventional PMOD LDO (150 mA). VIN of this LDO is tied to VPH\_PWR. Effective rated current is reduced to 50 mA to lower drop-out voltage by a factor of 3.

2. Listed current is the expected maximum.

## 2.2 Pin descriptions

Descriptions of all pins are presented in the following tables, organized by functional group:

<a href="#">Table 2-3</a>	Input power management
<a href="#">Table 2-4</a>	Output power management
<a href="#">Table 2-5</a>	General housekeeping
<a href="#">Table 2-6</a>	User interfaces
<a href="#">Table 2-7</a>	IC-level interfaces
<a href="#">Table 2-8</a>	Configurable input/output pins (MPPs and GPIOs)
<a href="#">Table 2-9</a>	No connect, do not connect, and reserved pins
<a href="#">Table 2-10</a>	Power supply pins
<a href="#">Table 2-11</a>	Ground pins

**Table 2-3 Pin descriptions – input power management functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>USB charger and OTG switch</b>					
D15	USB_IN		–	PI	Input power from USB source (1 of 2).
E17	USB_IN		–	PI	Input power from USB source (2 of 2).
E15	USB_OUT		–	PO	Protected output via USB source (1 of 2).
F17	USB_OUT		–	PO	Protected output via USB source (2 of 2).
F16	PHY_VBUS		–	PO	Gated (protected) supply to USB_PHY.
E6	USB_ID		–	AI	USB identification input.
<b>Wall charger</b>					
H14	DC_IN		–	PI	Protected V_IN from wall charger; input to charger SMPS circuits (1 of 2)
J14	DC_IN		–	PI	Protected V_IN from wall charger; input to charger SMPS circuits (2 of 2)
D17	OVP_SNS		–	AI	Input voltage from wall charger for sense.
E16	OVP_CTL		–	AO	Control voltage to external OVP FET.

**Table 2-3 Pin descriptions – input power management functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>SMBC circuits</b>					
H14	DC_IN		–	PI	Protected V_IN from wall charger; input to charger SMPS circuits (1 of 2)
J14	DC_IN		–	PI	Protected V_IN from wall charger; input to charger SMPS circuits (2 of 2)
L17	VSW_CHG		–	PO	Charger SMPS switching output (1 of 2).
M17	VSW_CHG		–	PO	Charger SMPS switching output (2 of 2).
F3	VPH_PWR_8821		–	AI	PM8821 charger SMPS sense point
G17	VPH_PWR_8921		–	AI	PM8921 charger SMPS sense point
J15	VDRV_P		–	AI	Buck driver high-side bypass capacitor.
K15	VDRV_N		–	AI	Buck driver low-side bypass capacitor.
H16	VPRE_CAP		–	AO	VPRE regulator load capacitor.
<b>BMS circuits</b>					
H17	BAT_FET_N		–	AO	External battery MOSFET control.
J16	VBAT		–	AI, AO	Battery sense input; trickle charge output.
B17	ATC_LED_SRC		–	AO	Auto-trickle charge indicator LED supply.
P10	VREF_BAT		–	AO	Reference voltage for battery sensors.
N17	BAT_THERM		–	AI	AMUX direct input 1 – battery thermistor.
F13	BAT_ID		–	AI	AMUX direct input 2 – battery ID.
K16	BMS_CSP		–	AI	Battery current sense – plus.
G16	BMS_CSM		–	AI	Battery current sense – minus.
<b>Coin cell or keep-alive battery</b>					
L16	VCOIN		–	AI, AO	Sense input or charge output.

**Table 2-4 Pin descriptions – output power management functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>Switched-mode power supply (SMPS) circuits</b>					
N3 N4 N5	VSW_8821_S1		–	PO	PM8821 S1 SMPS switching output
K2	VREG_8821_S1		–	AI	PM8821 S1 SMPS sense point.
C3 C4 C5	VSW_8821_S2		–	PO	PM8821 S2 SMPS switching output
D2	VREG_8821_S2		–	AI	PM8821 S2 SMPS sense point.
C9 D9	VSW_8921_S1		–	PO	PM8921 S1 SMPS switching output
D8	VREG_8921_S1		–	AI	PM8921 S1 SMPS sense point.
C11 C12	VSW_8921_S2		–	PO	PM8921 S2 SMPS switching output
B13	VREG_8921_S2		–	AI	PM8921 S2 SMPS sense point.
D10 E10	VSW_8921_S3		–	PO	PM8921 S3 SMPS switching output
B11	VREG_8921_S3		–	AI	PM8921 S3 SMPS sense point.
N10 N11	VSW_8921_S4		–	PO	PM8921 S4 SMPS switching output
P11	VREG_8921_S4		–	AI	PM8921 S4 SMPS sense point.
C13 C14 C15	VSW_8921_S5		–	PO	PM8921 S5 SMPS switching output
B15	VREG_8921_S5		–	AI	PM8921 S5 SMPS sense point.
N13 N14 N15	VSW_8921_S6		–	PO	PM8921 S6 SMPS switching output
P15	VREG_8921_S6		–	AI	PM8921 S6 SMPS sense point.
M9 N9	VSW_8921_S7		–	PO	PM8921 S7 SMPS switching output
P7	VREG_8921_S7		–	AI	PM8921 S7 SMPS sense point.

**Table 2-4 Pin descriptions – output power management functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>LDO linear regulators</b>					
C6	VREG_8921_L1		–	PO	PM8921 linear regulator L1 output.
D3	VREG_8921_L2		–	PO	PM8921 linear regulator L2 output.
E5	VREG_8921_L3		–	PO	PM8921 linear regulator L3 output.
J8	VREG_8921_L4		–	PO	PM8921 linear regulator L4 output.
G5	VREG_8921_L5		–	PO	PM8921 linear regulator L5 output.
L3	VREG_8921_L6		–	PO	PM8921 linear regulator L6 output.
N1	VREG_8921_L7		–	PO	PM8921 linear regulator L7 output.
G6	VREG_8921_L8		–	PO	PM8921 linear regulator L8 output.
H4	VREG_8921_L9		–	PO	PM8921 linear regulator L9 output.
B7	VREG_8921_L10		–	PO	PM8921 linear regulator L10 output.
H5	VREG_8921_L11		–	PO	PM8921 linear regulator L11 output.
D4	VREG_8921_L12		–	PO	PM8921 linear regulator L12 output.
H15	VREG_8921_L14		–	PO	PM8921 linear regulator L14 output.
K3	VREG_8921_L15		–	PO	PM8921 linear regulator L15 output.
H8	VREG_8921_L16		–	PO	PM8921 linear regulator L16 output.
G3	VREG_8921_L17		–	PO	PM8921 linear regulator L17 output.
B14	VREG_8921_L18		–	PO	PM8921 linear regulator L18 output.
B8	VREG_8921_L22		–	PO	PM8921 linear regulator L22 output.
L5	VREG_8921_L23		–	PO	PM8921 linear regulator L23 output.
F10	VREG_8921_L24		–	PO	PM8921 linear regulator L24 output.
C8	VREG_8921_L25		–	PO	PM8921 linear regulator L25 output.
L8	VREG_8921_L26		–	PO	PM8921 linear regulator L26 output.
M8	VREG_8921_L27		–	PO	PM8921 linear regulator L27 output.
R8	VREG_8921_L28		–	PO	PM8921 linear regulator L28 output.
F6	VREG_XO		–	PO	Linear regulator output for XO circuits; internal use only.

**Table 2-4 Pin descriptions – output power management functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>LVS circuits</b>					
R6	VIN_8921_LVS1_3_6		–	PI	PM8921 low voltage switches 1, 3, and 6 inputs.
N7	VOOUT_8921_LVS1		–	PO	PM8921 low voltage switch 1 output.
L6	VOOUT_8921_LVS3		–	PO	PM8921 low voltage switch 3 output.
N6	VOOUT_8921_LVS6		–	PO	PM8921 low voltage switch 6 output.
H7	VIN_8921_LVS2		–	PI	PM8921 low voltage switch 2 input.
K8	VOOUT_8921_LVS2		–	PO	PM821 low voltage switch 2 output.
R7	VIN_8921_LVS4_5_7		–	PI	PM8921 low voltage switches 4, 5, and 7 inputs.
M5	VOOUT_8921_LVS4		–	PO	PM8921 low voltage switch 4 output.
M7	VOOUT_8921_LVS5		–	PO	PM8921 low voltage switch 5 output.
P8	VOOUT_8921_LVS7		–	PO	PM8921 low voltage switch 7 output.
E4	VIN_5VS		–	PI	5 V switch input.
A8	VOOUT_5VS_OTG		–	PO	5 V switch output for OTG.
D5	VOOUT_5VS_HDMI		–	PO	5 V switch output for HDMI.

**Table 2-5 Pin descriptions – general housekeeping functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>Analog multiplexer and HK/XO ADC circuits</b>					
F4	VREF_XO		–	AO	Reference voltage for XO thermistor.
F7	XO_THERM		–	AI	ADC input – XO thermistor.
K17	VREF_LPDDR2		–	AO	Reference voltage for LPDDR2 memory.
P10	VREF_BAT		–	AO	Reference voltage for battery sensors.
N17	BAT_THERM		–	AI	AMUX direct input 1 – battery thermistor.
F13	BAT_ID		–	AI	AMUX direct input 2 – battery ID.
F14	PA_THERM		–	AI	AMUX direct input 3 – PA thermistor.
D16	AMUX_IN		–	AI	AMUX direct input 4 - hardware ID

**Table 2-5 Pin descriptions – general housekeeping functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>19.2 MHz XO circuits</b>					
J5	XTAL_19M_IN		V_XO	AI	19.2 MHz crystal input.
J4	XTAL_19M_OUT		V_XO	AO	19.2 MHz crystal output.
F8	XO_OUT_A0		V_ANA	DO	Low noise XO output 0.
F9	XO_OUT_A1		V_ANA	DO	Low noise XO output 1.
J7	XO_OUT_A2		V_ANA	DO	Low noise XO output 2.
K7	XO_OUT_D0		V_DIG	DO	Low power XO output 0.
D1	XO_OUT_D0_EN		V_dVdd	DI	Low power XO output 0 enable.
F5	XO_OUT_D1		V_DIG	DO	Low power XO output 1.
F6	VREG_XO		–	PO	Linear regulator output for XO circuits; internal use only.
<b>32.768 kHz XTAL, sleep clock, and MP3 clock circuits</b>					
B6	XTAL_32K_IN		–	AI	32.768 kHz crystal input.
B5	XTAL_32K_OUT		–	AO	32.768 kHz crystal output.
P4	SLEEP_CLK0		V_PAD	DO	Sleep clock output – modem IC and others.
M10	SLEEP_CLK1	GPIO_43 <sup>1</sup>	V_XX V_XX	LS-DO DO-Z	Extra sleep clock 1 output. Configurable PM8921 GPIO 43.
K14	SLEEP_CLK2	GPIO_44 <sup>1</sup>	V_XX V_XX	LS-DO DO-Z	Extra sleep clock 2 output. Configurable PM8921 GPIO 44.
M10	MP3_CLK1	GPIO_43 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	Low power clock out; TCXO/8 or /16. Configurable PM8921 GPIO 43.
K14	MP3_CLK2	GPIO_44 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	Low power clock out; TCXO/8 or /16. Configurable PM8921 GPIO 44.
K13	SSBI_ALT_CLK	GPIO_39 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	SSBI clock in sleep mode Configurable PM8921 GPIO 39.
<b>VREF output</b>					
E14	VREF_DAC	MPP_8921_06 <sup>1</sup>	V_YY –	AO AO-Z	Reference for modem IC combo DAC. PM8921 MPP 06; default high-Z out.
E12	VREF_PADS	MPP_8921_05 <sup>1</sup>	V_YY –	AO AO-Z	Reference for modem IC 3 V I/Os. PM8921 MPP 05; default high-Z out.

1. To assign a GPIO particular function (like the one listed here), identify all of your application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts. All GPIOs are listed in [Table 2-8](#).

**Table 2-6 Pin descriptions – user interface functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>Current drivers</b>					
C17	LED_DRV0_N	LED_ATC	–	PO	LED driver output 0. Auto trickle charger indicator output
K4	LPG_DRV3	GPIO_26 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	LPG driver enable 3. Configurable GPIO_26.
<b>Vibration motor driver</b>					
G14	VIB_DRV_N		–	PO	Vibration motor driver output control.

1. To assign a GPIO particular function (like the one listed here), identify all of your application's requirements and map each GPIO to its function – carefully avoiding assignment conflicts. All GPIOs are listed in [Table 2-8](#).

**Table 2-7 Pin descriptions – IC-level interface functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>Poweron circuits</b>					
C16	CBL_PWR0_N		V_VDD	DI	PM8921 cable poweron detect bit 0.
F15	CBL_PWR1_N		V_VDD	DI	PM8921 cable poweron detect bit 1.
D11	KYPD_PWR_N		V_dVdd	DI	PM8921 keypad poweron detect input (gnd sw).
B16	OPT3_8921		V_VDD	DI	PM8921 option HW configuration control bit 3.
P13	PS_HOLD		V_PAD	DI	Power supply hold control input.
D6	RESIN_N		V_dVdd	DI	PM8921 reset input.
B4	PON_RST_N_8821		V_PAD	DO	PM8821 poweron reset output control.
B12	PON_RST_N_8921		V_PAD	DO	PM8921 poweron reset output control.
L13	EXT_REG_EN2	GPIO_41 <sup>1</sup>	V_XX V_XX	LS-DO LS-DO	External regulator enable 2 at poweron. Configurable GPIO_41; special default.
M12	EXT_REG_EN1	GPIO_40 <sup>1</sup>	V_XX V_XX	LS-DO LS-DO	External regulator enable 1 at poweron. Configurable GPIO_40; special default.
<b>Primary PM/modem IC interface signals</b>					
E2	SSBI_8821		V_PAD	DI, DO	PM8821 single-wire serial bus interface.
M16	SSBI_8921		V_PAD	DI, DO	PM8921 single-wire serial bus interface.
L2	INT_N_8821		V_PAD	DO	PM8821 modem interrupt.
P5	INT_MDM_N_8921		V_PAD	DO	PM8921 modem standard interrupt.
P12	INT_SEC_N_8921		V_PAD	DO	PM8921 modem application processor secure interrupt.
P6	INT_USR_N		V_PAD	DO	PM8921 modem application processor user interrupt.



**Table 2-7 Pin descriptions – IC-level interface functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>UIM interfaces</b>					
L7	UIM1_CLK	GPIO_30 <sup>1</sup>	V_XX V_XX	LS-DO DO-Z	Module-side UIM1 clock signal. Configurable 8921 GPIO_30.
L4	UIM1_M_CLK	GPIO_29 <sup>1</sup>	V_XX V_XX	LS-DI DO-Z	Modem-side UIM clock signal. Configurable 8921 GPIO_29.
E11	UIM1_DATA	MPP_8921_02 <sup>2</sup>	V_YY –	LS-DI/DO AO-Z	Module-side UIM1 data signal. Configurable 8921 MPP 2; default high-Z out.
D14	UIM1_M_DATA	MPP_8921_01 <sup>2</sup>	V_YY –	LS-DI/DO AO-Z	Modem-side UIM1 data signal. Configurable 8921 MPP 1; default high-Z out.
M4	UIM1_RST	GPIO_27 <sup>1</sup>	V_XX V_XX	LS-DI DO-Z	Module-side UIM1 reset signal. Configurable 8921 GPIO_27.
K11	UIM1_RMV_DET_N	GPIO_36 <sup>1</sup>	V_XX	DI-Z	Module-side UIM1 remove detect signal
K6	UIM2_CLK	GPIO_32 <sup>1</sup>	V_XX V_XX	LS-DO DO-Z	Module-side UIM 2 clock signal. Configurable 8921 GPIO_32.
J6	UIM2_M_CLK	GPIO_31 <sup>1</sup>	V_XX V_XX	LS-DI DO-Z	Modem-side UIM 2 clock signal. Configurable 8921 GPIO_31.
D13	UIM2_DATA	MPP_8921_04 <sup>2</sup>	V_YY –	LS-DI/DO AO-Z	Module-side UIM 2 data signal. Configurable 8921 MPP 4; default high-Z out.
E13	UIM2_M_DATA	MPP_8921_03 <sup>2</sup>	V_YY –	LS-DI/DO AO-Z	Modem-side UIM 2 data signal. Configurable 8921 MPP 3; default high-Z out.
K5	UIM2_RST	GPIO_28 <sup>1</sup>	V_XX V_XX	LS-DO DO-Z	Module-side UIM 2 reset signal. Configurable 8921 GPIO_28.
M11	UIM2_RMV_DET_N	GPIO_37 <sup>1</sup>	V_XX	DI-Z	Module-side UIM2 remove detect signal
<b>UART multiplexing</b>					
G13	UART_RX1	GPIO_33 <sup>1</sup>	V_XX V_XX	HS-DI DO-Z	UART3:1 MUX module-side Rx1 signal. Configurable 8921 GPIO_33.
L10	UART_RX2	GPIO_34 <sup>1</sup>	V_XX V_XX	HS-DI DO-Z	UART3:1 MUX module-side Rx2 signal. Configurable 8921 GPIO_34.
K12	UART_RX3	GPIO_35 <sup>1</sup>	V_XX V_XX	HS-DI DO-Z	UART3:1 MUX module-side Rx3 signal. Configurable 8921 GPIO_35.
L11	UART_M_RX	GPIO_38 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	UART3:1 MUX Modem-side Rx signal. Configurable 8921 GPIO_38.
G12	UART_TX2	GPIO_22 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	UART3:1 MUX module-side Tx2 signal. Configurable 8921 GPIO_22.
K10	UART_TX3	GPIO_23 <sup>1</sup>	V_XX V_XX	HS-DO DO-Z	UART3:1 MUX module-side Tx3 signal. Configurable GPIO_23.

1. To assign a GPIO particular function (like the one listed here), identify all of your application's requirements and map each GPIO to its function – carefully avoiding conflicts. All GPIOs are listed in [Table 2-8](#).
2. To assign a MPP particular function (like the one listed here), identify all of your application's requirements and map each MPP to its function – carefully avoiding conflicts. All MPPs are listed in [Table 2-8](#).

**Table 2-8 Pin descriptions – configurable input/output functions**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
<b>MPPs</b>					
D14	MPP_8921_01	UIM1_M_DATA	– V_YY	AO-Z LS-DI/DO	8921 MPP 1; default high-Z out. Modem-side UIM 1 data signal.
E11	MPP_8921_02	UIM1_DATA	– V_YY	AO LS-DI/DO	8921 MPP 2; special default. Module-side UIM1 data signal.
E13	MPP_8921_03	UIM2_M_DATA	– V_YY	AO-Z LS-DI/DO	8921 MPP 3; default high-Z out. Modem-side UIM 2 data signal.
D13	MPP_8921_04	UIM2_DATA	– V_YY	AO LS-DI/DO	8921 MPP 4; special default. Module-side UIM 2 data signal.
E12	MPP_8921_05	VREF_PADS	– –	AO-Z AO	8921 MPP 5; default high-Z out. Reference for modem IC 3 V I/Os.
E14	MPP_8921_06	VREF_DAC	– –	AO-Z AO	8921 MPP 6; default high-Z out. Reference for modem IC combo DAC.
M13	MPP_8921_07		–	AO-Z	8921 MPP 7; default high-Z out.
L14	MPP_8921_08		–	AO-Z	8921 MPP 8; default high-Z out.
M14	MPP_8921_09	XO_OUT_D1_EN	–	AO-Z	8921 MPP 9; default high-Z out.
P14	MPP_8921_10	XO_OUT_A0_EN	–	AO-Z	8921 MPP 10; default high-Z out.
P16	MPP_8921_11	XO_OUT_A1_EN	–	AO-Z	8921 MPP 11; default high-Z out.
N16	MPP_8921_12	XO_OUT_A2_EN	–	AO-Z	8921 MPP 12; default high-Z out.
H1	MPP_8821_01		–	AO-Z	8821 MPP 1; default high-Z out.
F2	MPP_8821_02		–	AO-Z	8821 MPP 2; default high-Z out.
E1	MPP_8821_03		–	AO-Z	8821 MPP 3; default high-Z out.
<b>GPIO functions</b>					
R9	GPIO_05		V_XX	DO-Z	Configurable GPIO_5.
A17	GPIO_06		V_XX	DO-Z	Configurable GPIO_6.
D12	GPIO_07		V_XX	DO-Z	Configurable GPIO_7.
F11	GPIO_18		V_XX	DO-Z	Configurable GPIO_18.
F12	GPIO_19		V_XX	DO-Z	Configurable GPIO_19.
G11	GPIO_20		V_XX	DO-Z	Configurable GPIO_20.
G12	GPIO_22	UART_TX2	V_XX V_XX	DO-Z HS-DO	Configurable GPIO_22. UART3:1 MUX module-side Tx2 signal.
K10	GPIO_23	UART_TX3	V_XX V_XX	DO-Z HS-DO	Configurable GPIO_23. UART3:1 MUX module-side Tx3 signal.

**Table 2-8 Pin descriptions – configurable input/output functions (cont.)**

Pad #	Pad name and/or function	Pad function and/or name	Pad V	Pad type	Functional description
K4	GPIO_26	LPG_DRV3	V_XX V_XX	DO-Z HS-DO	Configurable GPIO_26. LPG driver enable 3.
M4	GPIO_27	UIM1_RST	V_XX V_XX	DO LS-DI	Configurable GPIO_27; special default. Module-side UIM 1 reset signal.
K5	GPIO_28	UIM2_RST	V_XX V_XX	DO LS-DO	Configurable GPIO_28; special default. Module-side UIM 2 reset signal.
L4	GPIO_29	UIM1_M_CLK	V_XX V_XX	DO-Z LS-DI	Configurable GPIO_29. Modem-side UIM1 clock signal.
L7	GPIO_30	UIM1_CLK	V_XX V_XX	DO LS-DO	Configurable GPIO_30; special default. Module-side UIM 1 clock signal.
J6	GPIO_31	UIM2_M_CLK	V_XX V_XX	DO-Z LS-DI	Configurable GPIO_31. Modem-side UIM 2 clock signal.
K6	GPIO_32	UIM2_CLK	V_XX V_XX	DO LS-DO	Configurable GPIO_32; special default. Module-side UIM 2 clock signal.
G13	GPIO_33	UART_RX1	V_XX V_XX	DO-Z HS-DI	Configurable GPIO_33. UART3:1 MUX module-side Rx1 signal.
L10	GPIO_34	UART_RX2	V_XX V_XX	DO-Z HS-DI	Configurable GPIO_34. UART3:1 MUX module-side Rx2 signal.
K12	GPIO_35	UART_RX3	V_XX V_XX	DO-Z HS-DI	Configurable GPIO_35. UART3:1 MUX module-side Rx3 signal.
K11	GPIO_36	UART_M_TX	V_XX V_XX	DO-Z HS-DI	Configurable GPIO_36. UART3:1 MUX modem-side Tx signal.
M11	GPIO_37	UART_M_RX	V_XX V_XX	DO-Z HS-DO	Configurable GPIO_37. UART3:1 MUX modem-side Rx signal.
L11	GPIO_38	UART_M_RX	V_XX	DO-Z	Configurable GPIO_38.
K13	GPIO_39	SSBI_ALT_CLK	V_XX V_XX	DO-Z HS-DO	Configurable GPIO_39. SSBI clock in sleep mode
M12	GPIO_40	EXT_REG_EN1	V_XX V_XX	LS-DO LS-DO	Configurable GPIO_40; special default. External regulator enable 1 at poweron.
L13	GPIO_41	EXT_REG_EN2	V_XX V_XX	DO LS-DO	Configurable GPIO_41; special default. External regulator enable 2 at poweron.
L12	GPIO_42		V_XX	DO-Z	Configurable GPIO_42.
M10	GPIO_43	SLEEP_CLK1 MP3_CLK1	V_XX V_XX	DO-Z	Configurable GPIO_43.
K14	GPIO_44	SLEEP_CLK2 MP3_CLK2	V_XX V_XX	DO-Z	Configurable GPIO_44.

**NOTE** All MPPs and GPIOs except MPP\_8921\_02, MPP\_8921\_04, GPIO\_27, GPIO\_28, GPIO\_30, GPIO\_32, GPIO\_40, and GPIO\_41 default to their high-Z state at powerup, and must be configured after powerup for their intended purposes.

**NOTE** Configure unused MPPs as 0-mA current sinks (high-Z) and GPIOs as digital inputs with their internal pull-downs enabled.

**Table 2-9 Pin descriptions – no connect, do not connect, and reserved**

Pad #	Pad name	Functional description
A1, B1, B2, B3, C1, C2, G2, H2, K1, M1, M2, N2, P2, P3, R1	NC	No connect; not connected internally

**Table 2-10 Pin descriptions – input DC power**

Pad #	Pad name	Functional description
D15, E17	USB_IN	Power supply from USB charger to buck circuits.
D17	DC_IN	Power supply from wall charger to buck circuits.
J17	VDD_CDRV	Power supply for charger's buck power FET driver.
E8	VDD_8921_L1_2_12_18	Power supply for PM8921 L1, L2, L12, and L18 LDO circuits; also powers digital interface pins to/from modem IC.
J3	VDD_8921_L3_15_17	Power supply for PM8921 L3, L15, and L17 LDO circuits.
G7	VDD_8921_L4_14	Power supply for PM8921 L4, L14, RF_CLK, and VREG_XO LDO circuits
G4	VDD_8921_L5_8_16	Power supply for PM8921 L5, L8, and L16 LDO circuits.
P1	VDD_8921_L6_7	Power supply for PM8921 L6 and L7 LDO circuits.
H6	VDD_8921_L9_11	Power supply for PM8921 L9 and L11 LDO circuits.
A7	VDD_8921_L10_22	Power supply for PM8921 L10 and L22 LDO circuits.
H3	VDD_8921_L21_23_29	Power supply for PM8921 L21, L23, and L29 LDO circuits.
E9	VDD_8921_L24	Power supply for PM8921 L24 LDO circuits.
C7	VDD_8921_L25	Power supply for PM8921 L25 LDO circuits.
M3	VDD_8921_L26	Power supply for PM8921 L26 LDO circuits.
L9	VDD_8921_L27	Power supply for PM8921 L27 LDO circuits.
N8	VDD_8921_L28	Power supply for PM8921 L28 LDO circuits.
B9	VDD_8921_S1	Power supply for PM8921 S1 buck converter.
A11	VDD_8921_S2	Power supply for PM8921 S2 buck converter.
C10	VDD_8921_S3	Power supply for PM8921 S3 buck converter.
R11	VDD_8921_S4	Power supply for PM8921 S4 buck converter.
A13, A14	VDD_8921_S5	Power supply for PM8921 S5 buck converter.
R13, R14	VDD_8921_S6	Power supply for PM8921 S6 buck converter.
P9	VDD_8921_S7	Power supply for PM8921 S7 buck converter.
R4, R5	VDD_8821_S1	Power supply for PM8821 S1 buck converter.
A4, A5	VDD_8821_S2	Power supply for PM8821 S1 buck converter.

**Table 2-11 Pin descriptions – grounds**

Pad #	Pad name	Functional description
E3, F1, G1, G8, G9, G10, H10, H11, H12, H13, J2, J9, J10, J11, J12, J13, L1, N12	GND	Ground for all non-specialized circuits.
K9	GND_CHG	PM8921 ground for charger buck converter circuits.
L15, M15, P17, R17	GND_CHG_HP	Ground for charger's buck high power circuits.
G15	GND_8921_DRV	Ground for flash drivers and vibration motor driver.
D7	GND_8921_REF	Ground for PM8921 bandgap reference circuit.
J1	GND_8821_REF	Ground for PM8821 bandgap reference circuit.
A9	GND_8921_S1	Ground for PM8921 S1 buck converter circuits.
A12	GND_8921_S2	Ground for PM8921 S2 buck converter circuits.
A10, B10	GND_8921_S3	Ground for PM8921 S3 buck converter circuits.
R12	GND_8921_S4	Ground for PM8921 S4 buck converter circuits.
A15, A16	GND_8921_S5	Ground for PM8921 S5 buck converter circuits.
R15, R16	GND_8921_S6	Ground for PM8921 S6 buck converter circuits.
R10	GND_8921_S7	Ground for PM8921 S7 buck converter circuits.
R2, R3	GND_8821_S1	Ground for PM8821 S1 buck converter circuits.
A2, A3	GND_8821_S2	Ground for PM8821 S2 buck converter circuits.
A6, E7	GND_8921_XO	Ground for PM8921 19.2 MHz XO circuits.
M6	GND_8921_XOADC	Ground for PM8921 XO ADC circuits.
H9	GND_8921_XOBUF	Ground for PM8921 19.2 MHz XO buffer circuits.

## 3 PMM8920 Electrical Specifications

### 3.1 Absolute maximum ratings

Operating the PMM8920 device under conditions beyond its absolute maximum ratings (Table 3-1) may damage the device. Absolute maximum ratings are limiting values to be considered individually when all other parameters are within their specified operating ranges. Operation and specification compliance under any absolute maximum condition, or after exposure to any of these conditions, is not guaranteed or implied. Exposure may affect device reliability.

**Table 3-1 Absolute maximum ratings**

Symbol	Parameter	Min	Max	Units
<b>Power supply voltages <sup>1</sup></b>				
V <sub>OVP_SNS</sub>	Voltage at the OVP sense pin (OVP_SNS)	-2	+30	V
V <sub>DCIN</sub>	External charger voltage (DCIN pins)	-2	+12	V
V <sub>USBIN</sub>	External USB voltage (USB_IN pins)	-2	+30	
V <sub>DD</sub>	Device power supply voltage (VPH_PWR and VDD_XX pins)	-0.5	+6.0	V
V <sub>BAT_TRAN</sub> (< 10 ms)	Main battery voltage (VBAT pin)	-0.5	+7.0	V
<b>Signal pins <sup>1</sup></b>				
V <sub>LED_DRV</sub>	Current driver (LED) output voltage	-0.5	+6.0	V
V <sub>IN</sub>	Voltage on any non-power supply pin <sup>2</sup>	-0.5	V <sub>XX</sub> + 0.5	V
ESD protection and thermal conditions – see Section 9.1				

- Most operational pin voltages are limited by the device power supply voltage (V<sub>DD</sub>). Exceptions are listed below:
  - The over-voltage protection sense pin (OVP\_SNS) is exposed to the full voltage from the external power supply such as a wall charger, and the DC\_IN pins are exposed to USB voltages or voltage-limited wall chargers.
  - The vibration motor driver output (VIB\_DRV\_N pin) is exposed to V<sub>DD</sub> plus the diode clamping voltage due to inductive kickback from the motor.
  - The current driver outputs are capable of supporting +5 V operation.
- V<sub>XX</sub> is the supply voltage associated with the input or output pin to which the test voltage is applied.

## 3.2 Recommended operating conditions

Operating conditions include parameters that are under the control of the user: power-supply voltage and ambient temperature, as listed in [Table 3-2](#). The PMM8920 device meets all performance specifications listed within this chapter when used within the recommended operating conditions, unless otherwise noted within this chapter or those documents (provided the absolute maximum ratings have never been exceeded).

**Table 3-2 Recommended operating conditions**

Symbol	Parameter	Min	Typ	Max	Units
<b>Power supply voltages <sup>1</sup></b>					
V <sub>OVP</sub>	Voltage at the over-voltage protection pin (USB_IN and OVP_SNS)	5.5	6.5	7	V
		8.5	9.5	10	V
V <sub>DCIN</sub>	External charger voltage (DCIN pins) <sup>2</sup>	4.5	–	9.5	V
V <sub>USBIN</sub>	External USB voltage (USB_IN pins)	4.35	–	6.5	V
V <sub>DD</sub>	Device power supply voltage (VPH_PWR and VDD_XX pins)	2.5 <sup>3</sup>	3.6	4.5	V
V <sub>BAT</sub>	Main battery voltage (VBAT pin)	2.5 <sup>3</sup>	3.6	4.5	V
V <sub>COIN</sub>	Coin cell voltage (VCOIN pin)	2	3.0	3.25	V
V <sub>MSM_IO</sub>	Digital I/O supply voltage	1.75		1.85 <sup>4</sup>	V
<b>Signal pins <sup>1</sup></b>					
V <sub>LED_DRV</sub>	Current driver (LED) output voltage	0.5	–	+5.0	V
<b>Thermal conditions</b>					
T <sub>C</sub>	Operating temperature (case)	-30	+25	+85	°C

- Most operational pin voltages are limited by the device power supply voltage (V<sub>DD</sub>). Exceptions are listed below:
  - The over-voltage protection sense pin (OVP\_SNS) is exposed to the full voltage from the external power supply such as a wall charger, and the DC\_IN pins are exposed to USB voltages or voltage-limited wall chargers.
  - The vibration motor driver output (VIB\_DRV\_N pin) is exposed to V<sub>DD</sub> plus the diode clamping voltage due to inductive kickback from the motor.
  - The current driver outputs are capable of supporting +5 V operation.
- The stated minimum value defines the threshold for the *charger invalid* interrupt only.
- Increased max to 4.5 V to support “High Voltage” Li batteries. Lower min to 2.5 V to support “Low Voltage” Li batteries.
- Only 1.8 V I/O supported.

## 3.3 Performance specification details

Detailed electrical specifications for each die are available in the next two chapters. [Chapter 4](#) has electrical specifications for PM8821 and [Chapter 5](#) has electrical specifications for PM8921. Electrical specifications for the individual devices are still valid after integration into the module. [Table 3-3](#) lists the performance specifications.



**Table 3-3 Device specifications within PM8921 and PM8821 documents**

Function	PM8921 device specification	PM8821 device specification
DC power consumption	X	X
Digital logic characteristics	X	X
Input power management		
Coin-cell charging	X	—
Battery voltage alarm	X	—
Undervoltage lockout	X	—
SMPL	X	—
Output power management		
Voltage regulator and voltage switch summary	X	X
Voltage reference circuit	X	X
Buck switched-mode power supplies	X	X
Linear regulators <sup>1</sup>	X	X
Voltage switches	X	—
General housekeeping		
Analog multiplexer and scaling circuits	X	—
HK/XO ADC circuits	X	—
19.2 MHz XO circuits	X	X
MP3 clock	X	—
32 kHz oscillator and sleep clock	X	—
19.2 MHz RC oscillator	X	X
Overtemperature protection	X	X
User interfaces		
Light pulse generator	X	—
Current drivers	X	—
Vibration motor driver	X	—
External switch detections	X	—
Joystick support	X	—
User-programmable logic	X	—
IC-level interfaces		
Poweron circuits and power sequences	X	X
Hardware configuration options and/or mode controls	X	—
SSBI and interrupt managers	X	X
UIM support	X	—
UART multiplexing	X	—
Configurable pins		
GPIOs	X	—
MPPs	X	X

1. PM8821 VDD\_DIG is not pinned out in the PMM8920 device.

## 4 PM8821 Electrical Specifications

### 4.1 Absolute maximum ratings

Operating the PMM8160 device under conditions beyond its absolute maximum ratings (Table 4-1) may damage the device. Absolute maximum ratings are limiting values to be considered individually when all other parameters are within their specified operating ranges. Functional operation and specification compliance under any absolute maximum condition, or after exposure to any of these conditions, is not guaranteed or implied. Exposure may affect device reliability.

Table 4-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Units
<b>Power supply voltages</b>				
$V_{DD}$	Device power supply voltage (VPH_PWR and VDD_XX pins)	-0.5	+6.0	V
$V_{DD\_TRAN}$	Transient supply voltage (VDD_XX pins), < 10 ms	-0.5	+7.0	V
<b>Signal pins</b>				
$t_{SC}$	Short circuit output duration	None <sup>2</sup>	–	Sec
$V_{IN}$	Voltage on any non-power supply pin <sup>1</sup>	-0.5	$V_{XX} + 0.5$	V
ESD protection and thermal conditions – see Section 9.1.				

1.  $V_{XX}$  is the supply voltage associated with the input or output pin to which the test voltage is applied.
2. All output pins can tolerate indefinite short circuit connections to either GND or  $V_{DD}$ .

## 4.2 Recommended operating conditions

Operating conditions include parameters that are under the control of the user: power supply voltage and ambient temperature (Table 4-2). The PMM8160 device meets all performance specifications listed in Section 4.3 through Section 4.8 when used within the recommended operating conditions, unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

**Table 4-2 Recommended operating conditions**

Symbol	Parameter	Min	Typ	Max	Unit
<b>Power supply voltages</b>					
VPH_PWR	Device power supply voltage	2.5	3.6	4.5	V
V <sub>MSM_IO</sub>	APQ-compatible digital I/O supply voltage	1.75	1.80	1.85	V
<b>Signal pins</b>					
V <sub>IN</sub>	Voltage on any non-power supply pin <sup>1</sup>	0	–	V <sub>XX</sub> + 0.5	V
<b>Thermal conditions</b>					
T <sub>C</sub>	Operating temperature (case)	-30	+25	+85	°C

1. V<sub>XX</sub> is the supply voltage associated with the input or output pin to which the test voltage is applied.

## 4.3 DC power consumption

This section specifies DC power supply currents for the various IC operating modes (Table 4-3). Typical currents are based on PMM8160 IC operation at room temperature (+25°C) using default parameter settings.

**Table 4-3 DC power supply currents<sup>1</sup>**

Parameter		Comments	Min	Typ	Max	Unit
$I_{BAT1}$	Supply current, active mode <sup>2</sup>		–	0.860	1.150	mA
$I_{BAT2}$	Supply current, sleep mode <sup>3</sup> 32 kHz RC clock		–	35	100	μA
$I_{BAT3}$	Supply current, off mode <sup>4</sup>		–	3.5	10	μA

1. All specified supply currents are based on no load conditions at all regulator outputs.
2. The active current ( $I_{BAT1}$ ) is the total supply current from the main battery with the PMIC on and the following regulators on in PWM mode, but not loaded: VREG\_S1 = 1.05 V, VREG\_S2 = 1.05 V.
3.  $I_{BAT2}$  is the total supply current from a main battery with the PM8821 IC on, and all regulators off.
4. The off current ( $I_{BAT3}$ ) is the total supply current from the main battery with the PMIC off. This specification applies from -30 to +60°C only.

## 4.4 Digital logic characteristics

PMM8160 IC digital I/O characteristics such as voltage levels, current levels, and capacitance are specified in [Table 4-4](#).

**Table 4-4 Digital I/O characteristics** <sup>1</sup>

Parameter		Comments	Min	Max	Unit
$V_{IH}$	High-level input voltage		$0.65 \cdot V_{IO}$	$V_{IO} + 0.3$	V
$V_{IL}$	Low-level input voltage		-0.3	$0.35 \cdot V_{IO}$	V
$V_{SHYS}$	Schmitt hysteresis voltage		15	–	mV
$I_L$	Input leakage current <sup>2</sup>	$V_{IO} = \text{max}, V_{IN} = 0 \text{ V to } V_{IO}$	-0.20	+0.20	$\mu\text{A}$
$V_{OH}$	High-level output voltage	$I_{out} = I_{OH}$	$V_{IO} - 0.45$	$V_{IO}$	V
$V_{OL}$	Low-level output voltage	$I_{out} = I_{OL}$	0	0.45	V
$I_{OH}$	High-level output current <sup>3</sup>	$V_{out} = V_{OH}$	3	–	mA
$I_{OL}$	Low-level output current <sup>3</sup>	$V_{out} = V_{OL}$	–	-3	mA
$C_{IN}$	Input capacitance <sup>4</sup>		–	5	pF

1.  $V_{IO}$  is the supply voltage for the APQ/PM IC interface (most PMIC digital I/Os).
2. MPP pins comply with the input leakage specification only when configured as a digital input or set to tri-state mode.
3. Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by specifications for specific pins (such as MPP pins).
4. Input capacitance is guaranteed by design, but is not 100% tested.

## 4.5 Output power management

The PM8821 IC provides regulated voltages to supplement those generated by the PM8921 device. Three programmable voltage regulators are provided, and all are derived from a common bandgap reference circuit. [Table 4-5](#) presents a high-level summary of all regulators and their intended uses.

**Table 4-5 Voltage regulator summary**

Type/name <sup>1</sup>	Default conditions <sup>3</sup>	Used range <sup>4</sup>	Low-power mode <sup>5</sup>	Intended use
FT-SMPS – buck S1 (2000 mA) S2 (2000 mA)	Off, 1.050 V Off, 1.050 V	0.500 to 1.350 V 0.500 to 1.350 V	PFM PFM	Applications processor core #3 Applications processor core #4
Linear – 50 mA <sup>2</sup> VDD_DIG (PMOS)	Off, 1.800 V	1.700 to 1.900 V	LPM	Internal PMIC Vdd

- Each current listed in this table is its regulator's rated value – the current at which the regulator meets all its performance specifications. Higher currents are allowed, but higher input voltages may be required and some performance characteristics may become degraded. The pass transistor technology is included in this column with the PMOS linear regulator.
- VDD\_DIG is used as the Vdd source after power-up. Changing the programmed voltage or turning off VDD\_DIG may have undesired consequences.
- All regulators have default output voltage settings, even if they default to an off condition.
- The used range includes all expected applications, plus limitations due to internal uses within the PMIC. See the individual specification tables for the full programmable ranges.
- Indicates the type of low-power mode available. PFM = pulse frequency mode for SMPS, and LPM = low-power bias mode for LDO regulators.

Output voltage regulation circuits include:

- Bandgap voltage reference circuit
- Buck SMPS circuits
- LDO linear regulator

All regulators can be set to a low power mode; as described in the following subsections.

### 4.5.1 Reference circuit

All PMIC regulator circuits and other internal circuits are driven by a common, on-chip voltage reference circuit. An on-chip series resistor supplements an off-chip 0.1  $\mu$ F bypass capacitor at the REF\_BYP pin to create a lowpass function that filters the reference voltage distributed throughout the device.

**NOTE** Do not load the REF\_BYP pin. Use an MPP configured as an analog output if the reference voltage is needed off-chip.

[Table 4-6](#) provides the applicable voltage reference performance specifications.

**Table 4-6 Voltage reference performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Nominal internal VREF	At REF_BYP pin	–	1.250	–	V
Output voltage deviations					
Normal operation	Over temperature only, -20 to +120°C	-0.32	–	+0.32	%
Normal operation	All operating conditions	-0.50	–	+0.50	%
Sleep mode	All operating conditions	-1.00	–	+1.00	%

### 4.5.2 Buck switched-mode power supplies

The PM8821 buck converters are switched-mode power supplies with improved transient performance, enabling them to support applications processors that exhibit highly dynamic load conditions. The PMIC includes two fast-transient SMPS (FT-SMPS) circuits. Their normal operating mode is the fixed-frequency PWM, but they automatically switch to a frequency-varying PFM scheme for low-power operation. [Table 4-7](#) list the buck converter performance specifications.

**Table 4-7 2000 mA FT-SMPS performance specifications <sup>1 2</sup>**

Parameter	Comments	Min	Typ	Max	Unit
Rated load current ( $I_{rated}$ )		–	–	2000	mA
Normal PWM mode		–	–	100	mA
Low-power PFM mode		–	–	100	mA
V_OUT, programmable range	Selected in software				
Option 1, power collapsed state	50 mV increments	0.350	0.500	0.650	V
Option 2, active digital core	12.5 mV increments	0.700	1.100	1.4875	V
Option 3, other applications <sup>3</sup>	50 mV increments	1.500	–	3.300	V
V_OUT, guaranteed performance		0.350	–	3.300	V
Voltage error	At half rated current				
V_OUT > 1.000 V		-1	0	+1	%
V_OUT < 1.000 V		-10	0	+10	mV
Temperature coefficient		-100	0	+100	ppm/C
Transient response					
Soft-start settling time at enable	To within 1% of final value	–	–	1	ms
Overshoot at enable		–	–	+3	%
Load changes, PWM mode					
Undershoot	200 to 1500 mA load change	–	–	40	mV
Overshoot	1500 to 200 mA load change	–	–	70	mV
Programmed voltage change					
Overshoot		–	–	1	%
Settling time		–	–	100	μs
Load regulation	$V_{in} > V_{out} + 1 \text{ V}; I_{rated}/100 \text{ to } I_{rated}$	–	–	0.25	%
Line regulation	$V_{in} = 3.0 \text{ to } 4.2 \text{ V}$	–	–	0.25	%/V
Output ripple, constant load					
PWM (normal) mode		–	–	20	mVpp
PFM (low-power) mode		–	–	50	mVpp
PSRR	Power supply ripple rejection ratio				
50 to 1000 Hz		–	50	–	dB
1 to 100 kHz		–	30	–	dB
Efficiency – PWM mode	Refer to <a href="#">Figure 4-1</a>				
Ground current					
No load, PFM mode	PFM – buck low-power mode	–	35	60	μA
No load, PWM mode	PWM – buck normal mode	–	800	1500	μA

1. All specifications apply over the device's recommended operating conditions, load current range, and capacitor ESR range, unless noted otherwise.
2. Performance characteristics that may degrade if the rated output current is exceeded:
  - Voltage error
  - Output ripple
  - Efficiency
3. Range 3 is available for supporting other functions in addition to digital cores – digital I/Os, RF circuits, mixed-signal functions, and peripherals.
4. The FT-SMPS ground current is powered by dVdd which is supplied from PM8921 VREG\_S4 through the PM8821 VDD\_MSM\_IO pin. This current is not coming from the PM8821 VPH\_PWR pin.






Figure 4-1 FT SMPS efficiency

### 4.5.3 Linear regulators

The PM8821 IC includes one linear regulator that is rated for 50 mA and is implemented using a PMOS pass transistor. The regulator's low-power mode reduces the quiescent current during the phone's sleep mode, but causes some performance degradation, as detailed in [Table 4-8](#).

Table 4-8 Linear regulator performance specifications – 50 mA rating <sup>1</sup>

Parameter	Comments	Min	Typ	Max	Unit
Load capacitor		–	1.0	–	μF
<b>Normal operating mode</b>					
Rated load current ( $I_{rated}$ ) <sup>2</sup>		–	–	50	mA
Voltage error <sup>3</sup>		-1	0	+1	%
Temperature coefficient		-100	0	+100	ppm/C
Transient response <sup>4</sup>					
Settling time	To within 1% of final value	20	100	200	μs
Overshoot/undershoot	With $I_{rated}/100$ to $I_{rate}$ step, time step is 0.1 μs, and 1 μF output capacitor	-50	–	+70	mV
Dropout voltage <sup>5</sup>	$I_{rated}$ load	–	–	300	mV
Load regulation	$V_{in} > V_{out} + 1$ V; $I_{rated}/100$ to $I_{rated}$	–	–	0.3	%
Line regulation <sup>6</sup>		–	–	0.1	%/V
PSRR <sup>7</sup>	Power supply rejection ratio				
50 to 1000 Hz		60	70	–	dB
1 to 100 kHz		50	60	–	dB
100 to 1000 kHz		35	45	–	dB
Short circuit current limit	Short regulator output to ground	1.5	2.5	3.5	$I_{rated}$

**Table 4-8 Linear regulator performance specifications – 50 mA rating <sup>1</sup> (cont.)**

Parameter	Comments	Min	Typ	Max	Unit
Soft current limit	During startup	–	–	$I_{\text{rated}} + 100$	mA
Ground current	Specified as percentage of load current	–	45	100	μA
No load		–	–	0.2	%
Loaded					
<b>Low-power mode</b>					
Rated load current <sup>2</sup> ( $I_{\text{rated}}$ )		–	–	5	mA
Voltage error <sup>3</sup>		-2	0	+2	%
Transient response <sup>4</sup>	To within 1% of final value	–	100	200	μs
Settling time		–	–	+3	%
Overshoot/undershoot		-3			
Dropout voltage <sup>5</sup>	$I_{\text{rated}}$ load	–	–	300	mV
Load regulation	$V_{\text{in}} > V_{\text{out}} + 1 \text{ V}$ ; $I_{\text{rated}}/100$ to $I_{\text{rated}}$	–	–	1.5	%
Line regulation <sup>6</sup>		–	–	0.5	%/V
PSRR <sup>7</sup>	Power supply rejection ratio				
50 to 1000 Hz		40	50	–	dB
1 to 100 kHz		30	40	–	dB
Ground current	Specified as percentage of load current	–	5	6	μA
No load		–	–	0.2	%
Loaded					

1. All specifications apply over the device's recommended operating conditions, load current range, and capacitor ESR range, unless noted otherwise.
2. The rated current is the current at which the LDO meets all specifications. Higher currents are allowed during normal mode operation, but more headroom will be needed to maintain performance, or performance degradation should be expected. The current rating should not be exceeded in the low-power mode; if so, switch to the normal operating mode.
3. Voltage error includes tolerance, line regulation, and load regulation errors. It does not include temperature coefficient error.
4. The stated transient response performance is achieved regardless of the transitory mode – turning the regulator on and off, changing load conditions, changing input voltage, or reprogramming the output voltage setting.
5. For a given output current, adjust the input voltage until  $V_{\text{in}} = V_{\text{out}} + 0.5 \text{ V}$ . Assign  $V_0$  to be this regulated output voltage. Decrease the input voltage until the regulated output voltage drops 100 mV (until  $V_{\text{out}} = V_0 - 0.1 \text{ V}$ ). The voltage drop across the regulator under this condition is the dropout voltage ( $V_{\text{dropout}} = V_{\text{in}} - V_{\text{out}}$ ). The minimum allowable input voltage for this test is 3.0 V.
6. Line regulation is the output variation due to a changing input voltage, calculated as the output voltage change in percent divided by the input voltage change. The input voltage change is 3.35 to 4.35 V for PMOS LDOs.
7. PSRR is measured with  $V_{\text{out}} = V_{\text{in}} - 0.5 \text{ V}$ , with  $V_{\text{in}} > 3 \text{ V}$ .

## 4.6 General housekeeping

Most housekeeping functions are provided by the PM8921 IC, so the PM8821 IC needs only supplement those with the following:

- 19.2 MHz clock options
- Die temperature sensor

### 4.6.1 19.2 MHz clock

The PM8921 IC supplements the PM8821 IC with clock circuits that can accept the 19.2 MHz XO signal from PM8921 or can generate its own using an on-chip RC oscillator. Pertinent performance specifications are presented in the following subsections.

#### 4.6.1.1 XO signal from PM8921 IC

One of the PM8921 digital XO signals (XO\_OUT\_D1) can be routed to the PM8821 SSBI\_CLK pin, rather than using the on-chip oscillator circuit. The two PMICs are guaranteed to work together using this configuration, so additional performance specifications are not required.

#### 4.6.1.2 RC oscillator

The on-chip RC oscillator is the default clock option for the PM8821 SMPS modules. Pertinent performance specifications are listed in [Table 4-9](#).

**Table 4-9 RC oscillator performance specifications**

Parameter	Comments	Min	Typ	Max	Unit
Oscillation frequency		14	19.2	24	MHz
Duty cycle		30	50	70	%

### 4.6.2 Overtemperature protection (smart thermal control)

The PMIC includes overtemperature protection in stages, depending on the level of urgency as the die temperature rises:

- Stage 0 – normal operating conditions (less than 105°C).
- Stage 1 – 105°C to 110°C; an interrupt is sent to the APQ device without shutting down any PMIC circuits.
- Stage 2 – 110°C to 130°C; an interrupt is sent to the APQ device and high-current circuitry may be shut down.
- Stage 3 – greater than 150°C; an interrupt is sent to the APQ device and the PMIC is completely shut down.

Temperature hysteresis is incorporated so that the die temperature must cool significantly before the device can be powered on again. If any start signals are present while at Stage 3, they are

ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start signal is present, the PMIC will power up immediately.

## 4.7 User interfaces

The PM8821 IC does not include any circuits that are dedicated to user interface functions, but the MPPs can be configured to enable such features. General MPP performance is specified in the following section, followed by additional discussion of the configurations that support user interface features.

### 4.7.1 MPP pin specifications

The PM8821 IC includes four MPPs that can be configured for any function specified within [Table 4-10](#).

**Table 4-10 Multipurpose pin performance specifications**

Parameter	Comments	Min	Typ	Max	Unit
<b>MPP configured as digital input <sup>1</sup></b>					
Logic high input voltage		$0.65 \cdot V_{YY1}$	–	–	V
Logic low input voltage		–	–	$0.35 \cdot V_{YY1}$	V
<b>MPP configured as digital output <sup>2</sup></b>					
Logic high output voltage	$I_{out} = I_{OH}$	$V_{YY2} - 0.45$	–	$V_{YY2}$	V
Logic low output voltage	$I_{out} = I_{OL}$	0	–	0.45	V
<b>MPP configured as bidirectional I/O <sup>3</sup></b>					
Nominal pull-up resistance	Programmable range <sup>4</sup>	1	–	30	k $\Omega$
Maximum frequency		4	–	–	MHz
Switch on resistance		–	20	50	$\Omega$
Power supply current		–	6	7	$\mu$ A
<b>MPP configured as analog output (buffered VREF output)</b>					
Output voltage error	-50 $\mu$ A to +50 $\mu$ A	–	–	12.5	mV
Temperature variation	Due to buffer only; does not include VREF variation (see <a href="#">Table 4-6</a> ).	-0.03	–	+0.03	%
Load capacitance		–	–	25	pF
Power supply current		–	0.17	0.20	mA
<b>MPP configured as current driver output (see <a href="#">Section 4.7.2</a>)</b>					

- <sup>1</sup>  $V_{YY1}$  is the programmable supply voltage from which digital input thresholds are referenced; options are listed in [Table 2-1](#). Other specifications are included in [Table 4-4](#).
- <sup>2</sup>  $V_{YY2}$  is the programmable supply voltage from which digital output thresholds are referenced; options are listed in [Table 2-1](#). Other specifications are included in [Table 4-4](#). The input and output supply voltages can be different.
- <sup>3</sup> MPP pairs are listed in [Table 4-11](#).
- <sup>4</sup> Pull-up resistance is programmable to values of 1 k, 10 k, 30 k, or open; if used, tolerance is  $\pm 20\%$ .

**Table 4-11 MPP pairs**

MPP #	Pin #		MPP #	Pin #
1	30	<-->	2	24
3	18	<-->	4	17

## 4.7.2 Digital control output

MPP performance specifications for these uses are listed in [Section 4.7.1](#).

## 4.8 IC-level interfaces

The IC-level interfaces include poweron circuits; the SSBI; and an interrupt manager and its outputs. All parameters associated with these IC-level interface functions are specified in the following subsections. MPP functions can also be used as an IC-level interface, but they are specified in [Section 4.7.1](#).

### 4.8.1 Poweron circuits and the power sequences

PM8821 power sequences are initiated when the PM8921 device drives PON\_RESET\_N high.

The PM8821 PON\_RESET\_N signal is not used since the PM8921 device will assert PON\_RESET\_N high to both the PM8821 device and the APQ/MPQ simultaneously. The PM8821 does not have any default-on regulators except for VDD\_DIG, which is only used internally for PM8821. Therefore, there is no defined poweron sequence for the PM8821 device.

### 4.8.2 SSBI and the interrupt manager

The SSBI is a bidirectional digital signal that is used for all primary communications between the PM and APQ devices. The SSBI clock can either use the SSBI\_CLK that comes from the PM8921 IC (XO\_OUT\_D1) or the ALT\_SSBI\_CLK from the APQ device. Both of these signals meet the voltage and current level requirements stated in [Table 4-4](#).

The interrupt manager reports on numerous conditions, conveying realtime and latched status signals to the APQ device, thereby supporting its interrupt processing. The PM8821 IC uses a single interrupt line. The interrupt manager is a mostly embedded function; the interrupt output signal meet the voltage and current level requirements stated in [Table 4-4](#).

# 5 PM8921 Electrical Specifications

## 5.1 Absolute maximum ratings

Operating the PMM8160 device under conditions beyond its absolute maximum ratings (Table 5-1) may damage the device. Absolute maximum ratings are limiting values to be considered individually when all other parameters are within their specified operating ranges. Functional operation and specification compliance under any absolute maximum condition, or after exposure to any of these conditions, is not guaranteed or implied. Exposure may affect device reliability.

Table 5-1 Absolute maximum ratings

Symbol	Parameter	Min	Max	Units
<b>Power supply voltages <sup>1</sup></b>				
V <sub>OVP_SNS</sub>	Voltage at the OVP sense pin (OVP_SNS)	-2	+30	V
V <sub>DCIN</sub>	External charger voltage (DCIN pins)	-2	+12	V
V <sub>USBIN</sub>	External USB voltage (USB_IN pins)	-2	+30	V
V <sub>DD</sub>	Device power supply voltage (VPH_PWR and VDD_XX pins)	-0.5	+6.0	V
V <sub>BAT_TRAN</sub> (< 10 ms)	Main battery voltage (VBAT pin)	-0.5	+7.0	V
<b>Signal pins <sup>1</sup></b>				
V <sub>LED_DRV</sub>	Current driver (LED) output voltage	-0.5	+6.0	V
V <sub>IN</sub>	Voltage on any non-power supply pin <sup>2</sup>	-0.5	V <sub>XX</sub> + 0.5	V
ESD protection and thermal conditions – see Section 7.1				

- Most operational pin voltages are limited by the device power supply voltage (V<sub>DD</sub>). Exceptions are listed below:
  - The over-voltage protection sense pin (OVP\_SNS) is exposed to the full voltage from the external power supply such as a wall charger, and the DC\_IN pins are exposed to USB voltages or voltage-limited wall chargers.
  - The vibration motor driver output (VIB\_DRV\_N pin) is exposed to V<sub>DD</sub> plus the diode clamping voltage due to inductive kickback from the motor.
  - The current driver outputs are capable of supporting +5 V operation.
- V<sub>XX</sub> is the supply voltage associated with the input or output pin to which the test voltage is applied.

## 5.2 Recommended operating conditions

Operating conditions include parameters that are under the control of the user: power supply voltage and ambient temperature (Table 5-2). The PMM8160 device meets all performance specifications listed in Section 5.3 through Section 5.11 when used within the recommended operating conditions unless otherwise noted in those sections (provided the absolute maximum ratings have never been exceeded).

**Table 5-2 Recommended operating conditions**

Symbol	Parameter	Min	Typ	Max	Units
<b>Power supply voltages <sup>1</sup></b>					
V <sub>OVP</sub>	Voltage at the over-voltage protection pin				
	USB_IN	3.3	–	28	V
	OVP_SNS	3.3	–	28	V
V <sub>DCIN</sub>	External charger voltage (DCIN pins) <sup>2</sup>	4.35	–	9.5	V
V <sub>DD</sub>	Device power supply voltage (VPH_PWR and VDD_XX pins) <sup>3</sup>	2.5	3.6	4.5	V
V <sub>BAT</sub>	Main battery voltage (VBAT pin) <sup>3</sup>	2.5	3.6	4.5	V
V <sub>COIN</sub>	Coincell voltage (VCOIN pin)	2	3.0	3.25	V
V <sub>MSM_IO</sub>	Digital I/O supply voltage <sup>4</sup>	1.75	–	1.85	V
<b>Signal pins <sup>1</sup></b>					
V <sub>LED_DRV</sub>	Current driver (LED) output voltage	0.5	–	+5.0	V
<b>Thermal conditions</b>					
T <sub>C</sub>	Operating temperature (case)	-30	+25	+85	°C

- Most operational pin voltages are limited by the device power supply voltage (V<sub>DD</sub>). Exceptions are listed below:
  - The over-voltage protection sense pin (OVP\_SNS) is exposed to the full voltage from the external power supply such as a wall charger, and the DC\_IN pins are exposed to USB voltages or voltage-limited wall chargers.
  - The vibration motor driver output (VIB\_DRV\_N pin) is exposed to V<sub>DD</sub> plus the diode clamping voltage due to inductive kickback from the motor.
  - The current driver outputs are capable of supporting +5 V operation.
- The stated minimum value defines the threshold for the *charger invalid* interrupt only.
- Increased maximum to 4.5 V to support “high-voltage” Li batteries. Lower min to 2.5 V to support “low-voltage” Li batteries.
- Only 1.8 V I/O supported.

## 5.3 DC power consumption

This section specifies DC power supply currents for the various IC operating modes (Table 5-3). Typical currents are based upon PMM8160 IC operation at room temperature (+25°C) using default parameter settings.

**Table 5-3 DC power supply currents**

Parameter		Comments	Min	Typ	Max	Unit
I <sub>BAT1</sub>	Supply current, active mode <sup>1</sup>		–	5.3	6.0	mA
I <sub>BAT2</sub>	Supply current, sleep mode <sup>2</sup> 32 kHz XTAL clock 19.2 MHz XO clock		–	160	240	μA
			–	240	360	μA
I <sub>BAT3</sub>	Supply current, off mode <sup>3</sup>		–	5	18	μA
I <sub>COIN</sub>	Coincell supply current <sup>4</sup> Off mode, XTAL on Off mode, XTAL off Off mode, RCCAL <sup>5</sup>		–	2.5	3	μA
			–	2	2.5	μA
			–	5	8	μA
I <sub>CHG</sub>	External supply current <sup>6</sup>	Sleep mode	–	13.3	15.0	mA
I <sub>USB</sub>	USB charger supply current	Suspend mode	–	–	1.65	mA

1. I<sub>BAT1</sub> is the total supply current from a main battery with the PM8921 IC on, crystal oscillators on, XO\_D0 on at 19.2 MHz, driving no load, and these voltage regulators on with no load at the following: VREG\_S1 = 1.225 V, VREG\_S3 = 1.05 V, VREG\_S4 = 1.8 V, VREG\_L1 = 1.05 V, VREG\_L3 = 3.075 V, VREG\_L4 = 1.8 V, VREG\_L5 = 2.95 V, VREG\_L6 = 2.95 V, VREG\_L7 = 2.95 V, VREG\_L24 = 1.05 V, VREG\_L25 = 1.225 V (bypass mode), and MPP5 = 1.25 V.
2. I<sub>BAT2</sub> is the total supply current from a main battery with the PM8921 IC on, these voltage regulators on with no load and low-power mode enabled: VREG\_S1 = 0.75 V, VREG\_S3 = 0.75 V, VREG\_S4 = 1.8 V, VREG\_L1 = 1.05 V, VREG\_L4 = 1.8 V, VREG\_L5 = 2.95 V, VREG\_L6 = 2.95 V, VREG\_L24 = 0.75 V (bypass mode), VREG\_L25 = 0.75 V (bypass mode). All other regulators are off, 19.2 MHz crystal oscillator is off, XO buffer off, and all XO\_EN signals are low. MBG is in low-power mode.
3. I<sub>BAT3</sub> is the total supply current from a main battery with the PM8921 IC off and the 32 kHz crystal oscillator on. This only applies when the temperature is between -30°C and 60°C.
4. I<sub>COIN</sub> is the total supply current from a 3.0 V coin cell with the PM8921 IC off and the 32 kHz crystal oscillator on. This only applies when the temperature is between -30°C and 60°C.
5. This is the total supply current from a 3.0 V coin cell with the PM8921 device off, the 32 kHz crystal oscillator off, and cal RC enabled with nominal settings. This is the average current, and only applies when the temperature is between -20°C and 60°C.
6. I<sub>CHG</sub> is the total supply current from a charger, with the device configured into the sleep mode as specified in Note 2 above with DC\_IN = 7.0 V and VMAXSEL setting = 4.2 V.



## 5.4 Digital logic characteristics

PMM8160 IC digital I/O characteristics such as voltage levels, current levels, and capacitance are specified in [Table 5-4](#).

**Table 5-4 Digital I/O characteristics**

Parameter		Comments <sup>4</sup>	Min	Typ	Max	Unit
V <sub>IH</sub>	High-level input voltage		0.65·V <sub>IO</sub>	–	V <sub>IO</sub> +0.3	V
V <sub>IL</sub>	Low-level input voltage		-0.3	–	0.35·V <sub>IO</sub>	V
V <sub>SHYS</sub>	Schmitt hysteresis voltage		15	–	–	mV
I <sub>L</sub>	Input leakage current <sup>1</sup>	V <sub>IO</sub> = max, V <sub>IN</sub> = 0 V to V <sub>IO</sub>	-0.20	–	+0.20	μA
V <sub>OH</sub>	High-level output voltage	I <sub>out</sub> = I <sub>OH</sub>	V <sub>IO</sub> -0.45	–	V <sub>IO</sub>	V
V <sub>OL</sub>	Low-level output voltage	I <sub>out</sub> = I <sub>OL</sub>	0	–	0.45	V
I <sub>OH</sub>	High-level output current <sup>2</sup>	V <sub>out</sub> = V <sub>OH</sub>	3	–	–	mA
I <sub>OL</sub>	Low-level output current <sup>2</sup>	V <sub>out</sub> = V <sub>OL</sub>	–	–	-3	mA
I <sub>OH_XO</sub>	High-level output current <sup>2</sup>	XO digital clock outputs only	6	–	–	mA
I <sub>OL_XO</sub>	Low-level output current <sup>2</sup>	XO digital clock outputs only	–	–	-6	mA
C <sub>IN</sub>	Input capacitance <sup>3</sup>		–	–	5	pF

1. MPP and GPIO pins comply with the input leakage specification only when configured as a digital input or set to its tri-state mode.
2. Output current specifications apply to all digital outputs unless specified otherwise, and are superseded by specifications for specific pins (such as MPP and GPIO pins).
3. Input capacitance is guaranteed by design but is not 100% tested.
4. V<sub>IO</sub> is the supply voltage for the APQ/PM IC interface (most PMIC digital I/Os).

## 5.5 Input power management

All parameters associated with input power management functions are specified.

### 5.5.1 Wall charging over-voltage protection

The voltage at OVP\_SNS is always monitored. If it is more than about 2 V, the OVP circuits are automatically enabled. Once the circuits are enabled, if OVP\_SNS is less than VMAX (7 V nominal), the OVP\_CTL output causes the external NMOS switch to close, thereby connecting the external supply voltage to the DC\_IN node. If the voltage exceeds VMAX, the OVP\_CTL output is immediately driven low to open the NMOS switch and protect the DCIN node.

## 5.5.2 External supply detection

The PMIC continually monitors the external supply voltage (at DCIN) and the device supply voltage ( $V_{DD}$  at VPH\_PWR). Internal detector circuits measure these voltages to recognize when supplies are connected or removed, and verify they are within their valid ranges when connected. Hysteresis prevents undesired switching near the thresholds, and status is reported to the on-chip state-machine and to the APQ or QSC devices via interrupts.

Circuits detect when the external supply is removed by monitoring the voltage across the internal pass transistor. The detection circuitry is triggered when the DC\_IN voltage drops to about 100 mV higher than  $V_{DD}$ . As this differential voltage ( $DC\_IN - V_{DD}$ ) drops below 100 mV, the detection circuitry cuts the bias to the pass transistor so that the removal can be detected. Without this circuit, when the external supply is suddenly disconnected the pass transistor can operate in its reverse mode and keep sufficient voltage on DC\_IN so that the phone will not realize that the external supply has been disconnected.

Performance specifications for the supply detection functions are presented in [Table 5-5](#).

**Table 5-5 Supply detection performance specifications**

Symbol	Parameter	Comments	Min	Typ	Max	Unit
<b>Recommended input range for the SMBC assuming a 4.2 V battery</b>						
$V_{USBIN}$	USB input voltage <sup>1</sup>		4.35	–	7	V
$V_{OVP\_SNS}$	OVP input voltage <sup>1</sup>		4.5	–	9.5	V
<b>Undervoltage detection</b>						
	Coarse detect threshold	USBIN and OVP_SNS, rising	1.4	1.7	2.0	V
$V_{THR\_UVD\_R}$	UVD threshold <sup>2</sup>	USBIN and OVP_SNS, rising	4.15	4.25	4.35	V
$V_{THR\_UVD\_F}$	UVD threshold <sup>3</sup>	USBIN and OVP_SNS, falling	3.75	3.85	3.95	V
$V_{HYST\_UVD}$	UVD threshold hysteresis	USBIN and OVP_SNS	350	400	450	mV
$T_{DB\_UVD\_R}$	UVD debounce	USBIN and OVP_SNS, rising	–	40	–	ms
$T_{DB\_UVD\_F}$	UVD debounce	USBIN and OVP_SNS, falling	–	1	3	μs
<b>Overvoltage protection</b>						
$V_{OVP}$	Overvoltage tolerance		30	–	–	V
$V_{THR\_OVP\_USBIN}$	USBIN OVP threshold programmable settings <sup>4</sup>	USBIN, rising	5.5	6.5	7.0	V
$V_{THR\_OVP\_DCIN}$	OVP_SNS threshold programmable settings <sup>4</sup>	OVP_SNS, rising	8.5	9.5	10.0	V
	OVP threshold accuracy <sup>5</sup>	USBIN and OVP_SNS	-2		+2	%
$V_{HYST\_OVP}$	OVP threshold hysteresis	USBIN, falling	100	200	300	mV
		OVP_SNS, falling	150	250	350	mV
$T_{DB\_OVP\_F}$	OVP debounce	USBIN and OVP_SNS, rising	–	0.4	1	μs
$T_{DB\_OVP\_R}$	OVP debounce	USBIN and OVP_SNS, falling	–	40	–	ms
	OVP FET turn-off time		–	1	3	μs

**Table 5-5 Supply detection performance specifications (cont.)**

Symbol	Parameter	Comments	Min	Typ	Max	Unit
	USBIN OVP FET $R_{ds(on)}$ <sup>6</sup>	USBIN = 5.0 V	–	150	250	mΩ
	OVP_SNS FET $V_{GS}$ ( $V_{OVP\_CNTRL} - V_{CHG}$ )	External OVP FET turned on	–	5	6	V
<b>Negative voltage protection</b>						
	Negative voltage tolerance	USBIN and OVP_SNS	–	–	-0.3	V

1. These are recommended operating ranges. The acceptable operating ranges are defined by the corresponding UVD and OVP thresholds.
2. To meet the 4.4 V minimum VBUS voltage from an unloaded bus-powered hub as specified in the USB 2.0 specification.
3. To meet the 4.1 V minimum VBUS undershoot as specified in the USB BC 1.1 specification.
4. In 0.5 V steps.
5. After PMIC poweron.
6. Including package resistance.

### 5.5.3 SMBC

The PM8921 device uses a new SMBC architecture. [Table 5-6](#) provides the detailed specifications for the SMBC.

**Table 5-6 SMBC specifications**

Parameter	Comments	Min	Typ	Max	Units
Battery/VDD voltage programmable range	10 mV steps, 3.6 V default	3.4	–	4.5	V
Battery/VDD voltage accuracy	Including line and load regulation	–40	–	40	mV
Battery charge current programmable range	50 mA steps, 325 mA default	325	–	2025	mA
Battery charge current	Overall accuracy is the sum of both percentage error and offset	–8% - 100 mA –8% - 50 mA –6%	– – –	+8% + 50 mA +5% +5%	– – –
IBAT_MAX setting < 675 mA					
675 mA ≤ IBAT_MAX setting < 1025 mA					
IBAT_MAX setting ≥ 1025 mA					
Input voltage limit programmable range	100 mV steps, 4.3 V default	4.3	–	6.5	V
Input voltage limit accuracy		–2	–	2	%
USBIN input current limit	100 mA default; available settings are 100, 500, 700, 850, 900, 1100, 1300, and 1500 mA	90 439 616 749 794 971 1148 1326	95 467 656 797 844 1033 1222 1410	98.5 495 695 845 895 1095 1295 1495	mA mA mA mA mA mA mA mA
100 mA setting					
500 mA setting					
700 mA setting					
850 mA setting					
900 mA setting					
1100 mA setting					
1300 mA setting					
1500 mA setting					
Rated output (VDD) current	Continuous	–	2.1	–	A
Switching frequency	3.2 MHz default	1.6	–	3.2	MHz
SMPS efficiency	V <sub>BAT</sub> = 3.7 V; USB_IN = 5.0 V or DCIN_SNS = 6.0 V F <sub>SW</sub> = 1.6 MHz; inductor DCR = 100 mΩ	–	90 85	– –	% %
750 mA output current setting					
100 mA or 1500 mA setting					

#### 5.5.3.1 Main battery charging

The PMM8160 IC conducts battery charging with less software interaction than previous generation designs. This is made possible by the IC's state-machine.

The charging algorithm uses as many as four charging techniques: trickle, constant current, constant voltage, and pulsed. Battery voltage, external supply voltage, and total detected current conditions are available to the on-chip state-machine. (The same measurements are also available to the APQ or QSC device via the analog multiplexer). This allows the state-machine to monitor charging parameters, make decisions, and control the charging process. The end of each stage is detected by the state-machine, and the next stage is executed automatically and autonomously (without software intervention). The state-machine signals the end-of-charge to the APQ or QSC device via an interrupt.

The first step in the automated charging process determines if trickle charging is needed. Charging of a *severely* depleted battery must begin with trickle charging to limit the current, avoid pulling  $V_{DD}$  down, and protect the battery from more charging current than it can handle. Once a minimum battery voltage is established using trickle charging, constant-current charging is enabled to charge the battery quickly – this mode is sometimes called fast charging. Once the battery approaches its target voltage, the charge is completed using either constant voltage or pulse charging.

PMIC performance specifications for each of these charging techniques are given in the following subsections.

#### 5.5.3.1.1 Trickle charging

The trickle charger is an on-chip programmable current source that supplies current from  $V_{DD}$  to the VBAT pin; pertinent performance specifications are given in [Table 5-7](#).

**Table 5-7 Trickle charging performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Trickle charge current programmable range	10 mA steps, 50 mA default	50	–	200	mA
Trickle charge current accuracy	Overall accuracy is the sum of both percentage error and offset	–	$\pm 10$	–	%
Accuracy error percentage		–	$\pm 5$	–	mA
Accuracy offset		–			
Trickle voltage threshold programmable range	50 mV steps, 2.8 V default	2.05	–	2.80	V
Trickle voltage threshold accuracy		-50	–	+50	mV
$V_{weak}$					
System weak threshold programmable range	programmable in 100 mV steps; 3.2 V default	2.1	3.2	3.6	V
System weak threshold accuracy	Vbat falling	-50	–	50	mV
Voltage hysteresis		15	20	25	mV
Debounce		–	1	–	s

#### 5.5.3.1.2 ATC indication

**Table 5-8 ATC current accuracy**

Parameter	Comments	Min	Typ	Max	Units
ATC current accuracy					
Accuracy error percentage		-30	–	+30	%
Accuracy offset		–	5	–	mA

See the ATC LED indicator ([Section 5.8](#)) and its supply in General housekeeping ([Section 5.7](#)).

### 5.5.3.1.3 Constant current charging

Constant current charging uses closed-loop control of the pass transistor to regulate the total current (device electronics plus charging current) to match the programmed value (IMAXSEL). The PMIC parameters associated with constant current charging are specified in the following subsections:

- External supply voltages [Section 5.5.2](#)
- Battery voltage detector [Section 5.5.4.8](#)

Charging current is a function of the external supply voltage (such as DC\_IN) for a fixed battery voltage (VBAT). The charging current will be reduced significantly if DC\_IN is not sufficiently larger than VBAT. An example curve showing the charging current versus DC\_IN is shown with VBAT fixed at 4.1 V.

Charging current is also a function of the battery voltage for a fixed external supply voltage. Charging current drops off quickly as V<sub>BAT</sub> approaches DC\_IN. An example curve showing the charging current versus V<sub>BAT</sub> is shown with DC\_IN fixed at 5 V.

Additional performance specifications for constant current charging are not required.

### 5.5.3.1.4 Constant voltage charging

Once constant current charging of a lithium-ion battery is completed, the charging continues using constant voltage techniques. Specifications pertaining to constant voltage charging are addressed in this subsection.

PMIC support of constant voltage charging is very similar to its constant current mode: the battery MOSFET is closed and the pass transistor is closed-loop controlled. But in this case, the closed-loop control regulates the voltage at VBAT to match the programmed value VMAXSEL. This ensures the most accurate final battery voltage – lithium-ion battery manufacturers recommend a voltage accuracy of 1% or better at the end of charge.

The PM8921 IC parameters associated with constant voltage charging are specified in the following subsections:

- External supply voltages [Section 5.5.2](#)
- Battery voltage detector [Section 5.5.4.8](#)

Additional performance specifications are not required.

### 5.5.3.2 Charger state machine




Figure 5-1 Charging flow diagram

### 5.5.3.3 SMBC exception handling

Table 5-9 SMBC exception handling

Exception event	Description	Condition	Battery charging	VPH_PWR source	Buck	Trickle charger	BAT FET (if present)	T <sub>TRKL</sub> and T <sub>CHG</sub>	T <sub>CHG_WD</sub>
No exception (baseline)	Everything OK, actively charging		Run	Chg	B or T		(On/closed)	Run	Run
Charging complete		BATFET absent	Stop	Batt	Off	Off	–	Stop	Stop
		BATFET present	Stop	Chg	On	Off	Off/open	Stop	Stop
<b>Adapter interface</b>									
Charger not OK	No valid charging source. Both USBIN and DCIN are gone, over-voltage, or under-voltage.		Stop	Batt	Off	Off	(On/closed)	Stop	Stop
USB suspended	USB port is suspended by the host, and no more than 2.5 mA can be drawn (from SSBI).		Stop	Batt	Off	Off	(On/closed)	Stop	Stop
<b>Battery interface</b>									
Battery gone	The battery presence detection circuit indicates that the battery is missing.	BATFET absent	Stop	Chg	On	Off	–	rest	Stop
		BATFET present	Stop	Chg	On	Off	Off/open	rest	Stop
Battery temp not OK	The battery temperature monitoring circuit indicates that the battery is hot or cold.	BATFET absent	Stop	Batt	Off	Off	–	Stop	Run
		BATFET present	Stop	Chg	On	Off	Off/open	Stop	Run
		In HW-Ctrl ATC	Stop	N/A	Off	Off	(On/closed)	Run	Stop
<b>Switch-mode charging control</b>									
Charger temp too high	The SMBC buck or trickle charger temp exceeds the limit.	In HW-Ctrl ATC	Stop	None	Off	Off	(On/closed)	Run	Stop
		In SW-Ctrl trickle chg	Stop	Chg	On	Off	(Off/open)	Stop	Run
		In SW-Ctrl fast chg	Stop	Bat	Off	Off	(On/closed)	Stop	Run



**Table 5-9 SMBC exception handling (cont.)**

Exception event	Description	Condition	Battery charging	VPH_PWR source	Buck	Trickle charger	BAT FET (if present)	T <sub>TRKL</sub> and T <sub>CHG</sub>	T <sub>CHG_WD</sub>
Charging disabled	SW disables charger via SSBI.	BATFET absent	Stop	Batt	Off	Off	–	Stop & rest	Stop
		BATFET present	Stop	Chg	Off	Off	Off/open	Stop & rest	Stop
Charging paused	SW pauses battery charging via SSBI.	BATFET absent	Stop	Batt	Off	Off	–	Stop	Run
		BATFET present	Stop	Chg	On	Off	Off/open	Stop	Run
T <sub>TRKL</sub> expire	Trickle charging timer expires.	BATFET absent	Stop	Batt	Off		–	Stop	Stop
		BATFET present	Stop	Chg	On		Off/open	Stop	Stop
T <sub>CHG</sub> expire	Maximum charging timer expires.	BATFET absent	Stop	Batt	Off		–	Stop	Stop
		BATFET present	Stop	Chg	On		Off/open	Stop	Stop
T <sub>CHG_WD</sub> expire	Charging SW not responding causing charger WD timer expires.	BATFET absent	Stop	Batt	Off		–	Stop	Stop
		BATFET present	Stop	Chg	On		Off/open	Stop	Stop
VTRKL_FAULT	VBAT rises above V <sub>TRKL_FAULT</sub> during trickle charging.		Stop	Chg	On		Off/open	Stop	Stop
<b>PMIC infrastructure</b>									Stop
VPH_PWR_EN: 1 --> 0	PON module requests the charger <b>not</b> to bring up VDD.		Stop	Off	Off		Off/open	Stop & rest	Stop
PON not OK	PON module gets stuck in the powerup sequence, or the APQ device fails to raise PS_HOLD.		Stop	Chg	On		Off/open	Stop	Stop
CRIT_SHTDWN	MBG not OK, or PMIC over-temperature stage 2 occurred.	In HW-Ctrl ATC	Stop	OFF			Off/open	Stop & rest	Stop
		Not in ATC	Stop						Stop

## 5.5.4 Battery monitoring system

The module provides function to monitor the battery capacity in conjunction with XOADC, which provides battery voltage information when needed.

### 5.5.4.1 Battery voltage alarm

A programmable window detector continuously monitors the battery voltage at VBAT. Both thresholds, upper and lower, are programmable and include voltage hysteresis to ensure stability. To prevent brief voltage transients from generating interrupts unnecessarily, the out-of-range condition must stay triggered for a certain amount of time before an interrupt is generated. This delay, referred to as time hysteresis, is also programmable. If the battery voltage returns in-range before the programmed delay, the delay timer is reset and no interrupt is generated.

Performance specifications for the battery voltage alarm circuits are given in [Table 5-10](#).

**Table 5-10 Battery voltage alarm performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Programmable thresholds	Programmable ranges, 25 mV steps for each and can be disabled entirely	2.800	–	5.600	V
Alarm accuracy	Assuming 0.5% accuracy for 1.25 V reference	-50	–	+50	mV
Threshold voltage hysteresis		20	–	60	mV
V <sub>BAT</sub> = 2.8 to 4.5 V		30		80	mV
V <sub>BAT</sub> = 4.5 to 5.5 V					
Time hysteresis	Programmable range	0.125	–	16.0	ms

### 5.5.4.2 UVLO

The device supply voltage (V<sub>DD</sub>) is monitored continuously by a UVLO circuit that automatically turns off the device at severely low V<sub>DD</sub> conditions. However, the programmable UVLO threshold is lower than the low battery threshold, described in [Section 5.5.4.8](#).

Other than the programmable threshold, software is not involved in UVLO detection. Hysteresis and time delays are not programmable, and UVLO events do not generate interrupts. They are reported to the APQ or QSC devices via the PON\_RESET\_N signal. UVLO-related voltage and timing specifications are listed in [Table 5-11](#).

**Table 5-11 UVLO performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Threshold voltage, falling <sup>1 2</sup>	Programmable value	1.500	2.700	3.050	V
Threshold voltage accuracy		-5	–	+5	%
Hysteresis		100	175	250	mV
UVLO detection interval		–	1.0	–	μs

1. The hardware UVLO threshold voltage of 2.7 V is set by a trim procedure.
2. UVLO rising threshold = UVLO falling threshold + UVLO hysteresis. For PM8921, UVLO rising threshold = 2.7 V + 175 mV = 2.875 V.

### 5.5.4.3 SMPL

The PMIC SMPL feature initiates a poweron sequence if the monitored phone voltage ( $V_{DD}$ ) drops out-of-range and then returns in-range within a programmable interval. When enabled by software, SMPL achieves immediate and automatic recovery from momentary power loss (such as a brief battery disconnect when the phone is jarred).

SMPL performance specifications are given in [Table 5-12](#).

**Table 5-12 SMPL performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Minimum SMPL interval <sup>1</sup>	Programmable range	0.1	–	2.0	s

1. The timing accuracy of the SMPL interval is set entirely by the oscillator clocking the counters. Valid settings are: 0.5, 1.0, 1.5, and 2.0 seconds. With cal-RC disabled, these settings correspond to the external keep-alive capacitor value used at VCOIN: 1.5, 3.3, 4.7, and 6.8  $\mu$ F, respectively.

### 5.5.4.4 Battery MOSFET requirements

Battery transistor ([Table 5-13](#)) – this external P-channel MOSFET is required. Without it, depleted batteries could dangerously overheat when charging.

The specifications for the external battery MOSFET are intended for example purposes only. Device designers are encouraged to use their own choices while understanding that overall performance might be affected by an inappropriate choice.

**Table 5-13 External battery P-channel MOSFET specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>Example specifications based upon International Rectifier model IRF7324</b>					
Drain-source voltage		–	–	-20	V
Continuous drain current	$V_{GS} = -4.5$ V, $T_A = +70^\circ\text{C}$	–	–	-5.4	A
Pulsed drain current		–	–	-40	A
Power dissipation	$T_A = +70^\circ\text{C}$	–	–	1.3	W
Gate-to-source voltage		-12	–	+12	V
Junction temperature		-55	–	+150	$^\circ\text{C}$
Thermal resistance	Junction-to-ambient	–	–	62.5	$^\circ\text{C/W}$
D-S on resistance	Static, $V_{GS} = -2.5$ V, $I_D = -6.0$ A	–	–	0.026	$\Omega$
Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = -6.0$ A	-0.45	–	-1.00	V

### 5.5.4.5 Battery MOSFET driver

A control driver for the battery MOSFET is included within the PMIC; its drive signal is applied to the external transistor via the BAT\_FET\_N pin. Specifications for the battery MOSFET driver are listed in [Table 5-14](#). Some specifications depend on suitable external components, as identified in [Table 5-13](#) or they depend on the control mode, as identified in [Table 5-14](#).

**Table 5-14 External MOSFET driver specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>Battery FET control</b> <sup>1</sup>					
Charge removal to battery switchover time <sup>2</sup>	10% to 90%, 2 nF load, on BAT_FET_N	–	–	5	μs
BAT_FET_N V <sub>OH</sub>	Source 100 μA to BAT_FET_N	V <sub>DDX</sub> - 0.1	–	–	V
BAT_FET_N V <sub>OL</sub>	I <sub>BAT_FET_DET</sub> = 100 μA	–	–	0.25	V
<b>Battery FET detection</b>					
Battery FET detection current		–	100	–	μA
Battery FET detection duration		–	1	–	ms

1. The switchover between charger and battery operational modes must be fast enough to avoid phone shutdown. (Section 5.5.4.8 describes the VDD collapse protection circuit). This switchover time is measured from the time DC\_IN drops below VDD to when the BAT\_FET\_N control signal drops to its 10% level (battery FET nearly full-on)

2. V<sub>XX</sub> is the higher of either V<sub>BAT</sub> or V<sub>DD</sub>.

### 5.5.4.6 Battery fuel gauge

**Table 5-15 Battery fuel gauge specifications**

Parameter	Comments	Min	Typ	Max	Units
Battery current measurement resolution	Battery current peak = 2 A; Current sense resistance = 25 mΩ	9	–	–	bits
Battery voltage measurement resolution		13	–	–	bits
Battery current range		–4	–	4	A
Input referred offset		–	–	50	μV

See Section 5.7 for VREF source and ADC circuit details.

### 5.5.4.7 Sense resistor requirements and sensed current accuracy

**Table 5-16 Sensed current accuracy**

R <sub>SENSE</sub> (mΩ) <sup>1</sup>	BMS I <sub>SENSE</sub> accuracy (mA)		
	Condition (mA)	Typical %	Max %
10	10	8	48
	100	2	4
	1000	1	2

1. A 10 mΩ sense resistor is recommended

### 5.5.4.8 V<sub>DD</sub> collapse protection

Some device manufacturers may specify a low-current charger that cannot handle the peak phone plus charging current. To prevent a sudden load from inadvertently collapsing the V<sub>DD</sub> voltage

when a low-current charger is used, the PMIC monitors the voltage across the battery MOSFET (through the VPH\_PWR and VBAT pins) and automatically turns it on if  $V_{DD}$  drops about 40 mV below VBAT.

Performance specifications related to  $V_{DD}$  collapse protection are given in [Table 5-17](#).

**Table 5-17 VDD collapse protection performance specifications**

Parameter	Comments	Min	Typ	Max	Units
BAT_FET_N output, 0 V differential	$V_{BAT} - V_{PH\_PWR} = 0\text{ V}$	$V_{DD} - 0.1$	–	$V_{DD}$	V
$V_{BAT} - V_{PH\_PWR}$	VCP interrupt triggers	20	60	100	mV
Activation time		–	–	5	μs

### 5.5.4.9 Battery temperature monitoring specifications

If the system does not use a BAT\_ID pin, then the unused BAT\_ID pin can be grounded.

Starting with ES2 and CS, if BATT\_THERM is not needed, grounding the BATT\_THERM pin is recommended, and it is necessary to disable the feature in the software.

[Table 5-18](#) lists battery interface specifications.

**Table 5-18 Battery interface specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>Battery-temperature monitoring</b>					
Cold-comparator threshold programmable settings	Fraction of $V_{REF\_BAT\_THM}$	70	–	80	%
Cold-comparator offset		-10	–	10	mV
Cold-comparator voltage hysteresis	$V_{REF\_BAT\_THM}$ falling (battery warming)				
70% setting		-80	–	-40	mV
80% setting		-70	–	-35	mV
Cold-comparator debounce	$V_{REF\_BAT\_THM}$ rising or falling	1	–	2	s
Hot-comparator threshold programmable settings	Fraction of $V_{REF\_BAT\_THM}$	25	–	35	%
Hot-comparator offset		-10	–	10	mV
Hot-comparator voltage hysteresis	$V_{REF\_BAT\_THM}$ failing (battery cooling)				
35% setting		25	–	50	mV
25% setting		15	–	30	mV
Hot-comparator debounce	$V_{REF\_BAT\_THM}$ rising or falling	1	–	2	s
<b>Battery presence detection (BPD)</b>					
BPD-comparator threshold	Fraction of $V_{REF\_BAT\_THM}$	–	95	–	%
BPD-comparator offset		-50	–	50	mV
BPD-comparator debounce	$V_{REF\_BAT\_THM}$ rising (battery removal) $V_{REF\_BAT\_THM}$ falling (battery insertion)				
		1	–	3	μs
		–	1	–	s




Figure 5-2 BTM diagram

**Table 5-19 BTM calculations**

Batter charging temperature window	BTM comp. thresholds	R <sub>S1</sub> and R <sub>S2</sub> calculation
0°C – 40/45°C	70% / 35%	$R_{S1} = \frac{39 \cdot (R_{COLD} - R_{HOT})}{70}$ $R_{S2} = \frac{3 R_{COLD} - 13 R_{HOT}}{10}$
-10°C – 60°C	80% / 25%	$R_{S1} = \frac{3 \cdot (R_{COLD} - R_{HOT})}{11}$ $R_{S2} = \frac{R_{COLD} - 12 R_{HOT}}{11}$

### 5.5.5 Coincell charging

Coincell charging is enabled through software control and powered from VBAT. The on-chip charger is implemented using a programmable voltage source and a programmable series resistor. The APQ or QSC device reads the coincell voltage through the PMIC's analog multiplexer to monitor charging. coincell charging performance is specified in [Table 5-20](#).

**Table 5-20 Coincell charging performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Target regulator voltage <sup>1</sup>	V <sub>IN</sub> > 3.3 V, I <sub>CHG</sub> = 100 μA	2.50	3.10	3.20	V
Target series resistance <sup>2</sup>		800	–	2100	Ω
Coincell charger voltage error	I <sub>CHG</sub> = 0 μA	-5	–	+5	%
Coincell charger resistor error		-20	–	+20	%
Dropout voltage <sup>3</sup>	I <sub>CHG</sub> = 2 mA	–	–	200	mV
Ground current, charger enabled VBAT = 3.6 V, T = 27°C VBAT = 2.5 to 5.5 V	IC = off; VCOIN = open	– –	4.5 –	– 8	μA μA

- Valid regulator voltage settings are 2.5, 3.0, 3.1, and 3.2 V.
- Valid series resistor settings are 800, 1200, 1700, and 2100 Ω.
- Set the input voltage (V<sub>BAT</sub>) to 3.5 V. Note the charger output voltage; call this value V<sub>0</sub>. Decrease the input voltage until the regulated output voltage drops 100 mV (until DC\_IN = V<sub>0</sub> - 0.1 V). The voltage drop across the regulator under this condition is the dropout voltage (V<sub>dropout</sub> = V<sub>BAT</sub> - DC\_IN).

## 5.6 Output power management

The PMIC includes all the regulated voltages needed for most wireless device applications. Independent regulated power sources are required for various electronic functions to avoid signal corruption between diverse circuits, support power management sequencing, and to meet different voltage level requirements. Thirty-two programmable voltage regulators are provided, and all are derived from a common bandgap reference circuit. A high-level summary of all regulators and their intended uses is presented in [Table 5-21](#).

**Table 5-21 Output power management summary**

Function	Type	Default voltage (V) <sup>4</sup>	Specified range (V)	Programmable range	I <sub>rated</sub> (mA)	Default on	Notes/use on APQ8064E chipset
S1	Buck SMPS <sup>1</sup>	1.225	0.750 – 1.400	0.375 – 3.050	1500	Y	Sub-regulation purposes
S2	Buck SMPS <sup>1</sup>	1.300	1.000 – 1.400	0.375 – 3.050	1500	–	APQ device digital core, RF power supply
S3	Buck SMPS <sup>1</sup>	1.050	0.500 – 1.400	0.375 – 3.050	2000	Y	APQ device VDD_CORE, USB
S4	Buck SMPS <sup>1</sup>	1.800	1.700 – 1.900	0.375 – 3.050	1500	Y	APQ device GP, off-chip memory, WCN3660 IC. Do not change from default.
S5	Buck SMPS	1.050	0.500 – 1.350	0.350 – 3.300	2000	–	APQ device apps processor #1
S6	Buck SMPS	1.050	0.500 – 1.350	0.350 – 3.300	2000	–	APQ device apps processor #2
S7	Buck SMPS	1.100	0.750 – 1.350	0.375 – 3.050	1500	–	Sub-regulation purposes
S8	Buck SMPS	2.200	1.500 – 2.350	0.375 – 3.050	1500	–	Codec and RF supplies
L1	NMOS LDO	1.050	1.000 – 1.450	0.750 – 1.525	150	Y	APQ and multimedia XO
L2	NMOS LDO	1.200	1.100 – 1.450	0.750 – 1.525	150	–	APQ device MIPI; APQ temp; audio core
L3	PMOS LDO <sup>2</sup>	3.075	3.000 – 3.300	0.750 – 4.900	150	Y	USB power
L4	PMOS LDO	1.800	1.700 – 1.900	0.750 – 4.900	50	Y	APQ device USB analog, PMIC clock driver. Do not change from default.
L5	PMOS LDO	2.950	2.750 – 3.000	0.750 – 4.900	400	Y	eMCC L5 is specifically characterized for a rated current of up to 400 mA.
L6	PMOS LDO <sup>3</sup>	2.950	2.750 – 3.000	0.750 – 4.900	600	Y	SD/MCC
L7	PMOS LDO	2.950	2.750 – 3.000	0.750 – 4.900	150	Y	VDD_P2
L8	PMOS LDO	2.800	1.800 – 3.000	0.750 – 4.900	300	–	LCD1 MIPI
L9	PMOS LDO	2.850	2.600 – 3.000	0.750 – 4.900	300	–	Sensors



**Table 5-21 Output power management summary (cont.)**

Function	Type	Default voltage (V) <sup>4</sup>	Specified range (V)	Programmable range	I <sub>rated</sub> (mA)	Default on	Notes/use on APQ8064E chipset
L10	PMOS LDO	2.900	2.600 – 3.300	0.750 – 4.900	600	–	VDD_2P9V
L11	PMOS LDO	2.900	1.800 – 3.300	0.750 – 4.900	150	–	MIPI
L12	NMOS LDO	1.200	1.100 – 1.500	0.750 – 1.525	150	–	Camera MIPI
L14	PMOS LDO	1.800	1.700 – 1.900	0.750 – 4.900	50	–	–
L15	PMOS LDO	2.950	1.800 – 3.300	0.750 – 4.900	150	–	UIM
L16	PMOS LDO	2.800	2.600 – 3.000	0.750 – 4.900	300	–	LCD2 MIPI
L17	PMOS LDO	2.950	1.800 – 3.600	0.750 – 4.900	150	–	UIM
L18	NMOS LDO	1.300	1.000 – 1.500	0.750 – 1.525	150	–	–
L19	–	–	–	–	–	–	–
L20	–	–	–	–	–	–	–
L21	PMOS LDO	1.900	1.700 – 2.100	0.750 – 4.900	150	–	VIDEO, VDD_A2, BBRX
L22	PMOS LDO	2.600	1.700 – 2.850	0.750 – 4.900	150	–	RF switches
L23	PMOS LDO	1.800	1.700 – 1.900	0.750 – 4.900	150	–	PLL, HDMI, MIPI
L24	NMOS LDO	1.050	0.750 – 1.250	0.750 – 1.525	1200	Y	MEM, PLL
L25	NMOS LDO	1.225	0.750 – 1.250	0.750 – 1.525	1200	Y	DDR, TXADC
L26	NMOS LDO	1.050	0.750 – 1.250	0.750 – 1.525	1200	–	QDSP processor
L27	NMOS LDO	1.050	0.750 – 1.250	0.750 – 1.525	1200	–	QDSP processor
L28	NMOS LDO	1.050	0.750 – 1.500	0.750 – 1.525	1200	–	QDSP processor
L29	PMOS LDO	1.900	1.700 – 2.200	0.750 – 4.900	150	–	–
LVS1	Low V switch	1.800	–	–	100	–	VDD_1P8V
LVS2	Low V switch	1.200	–	–	300	–	VDD_MODEM
LVS3	Low V switch	1.800	–	–	100	–	APQ device Qfuse
LVS4	Low V switch	1.800	–	–	100	–	Sensors
LVS5	Low V switch	1.800	–	–	100	–	MIPI
LVS6	Low V switch	1.800	–	–	100	–	–
LVS7	Low V switch	1.800	–	–	100	–	Digital MIC, RFIC GPS & I/O; APQ I/O

**Table 5-21 Output power management summary (cont.)**

Function	Type	Default voltage (V) <sup>4</sup>	Specified range (V)	Programmable range	I <sub>rated</sub> (mA)	Default on	Notes/use on APQ8064E chipset
MVS1	Medium V switch	5.000	–	–	500	–	OTG
MVS2	Medium V switch	5.000	–	–	62	–	HDMI
NCP	Charge pump	-1.800	-1.700 to -1.900	-1.800 to -3.050	200	–	Headphone
XO	Clock LDO	1.800	–	–	–	Y	Internal use only; XO circuits
RF_CLK	Clock LDO	1.740	–	–	–	–	Internal use only; RF clock circuits

1. The HF buck SMPS 1.5 A rating assumes a V<sub>out</sub> less than or equal to 1.8 V. For V<sub>out</sub> above 1.8 V, the rating is reduced due to duty-cycle limitations. For 1.8 V < V<sub>out</sub> < 2.4 V, the rating is reduced to 800 mA.
2. The VREG\_L3 used as the USB\_LDO is a conventional PMOD LDO (150 mA). The VIN of this LDO is tied to VPH\_PWR. The effective rated current is reduced to 50 mA to lower dropout voltage by a factor of 3.
3. L6 has been characterized for 800 mA peak current capability to support micro-SD v 3.0. The regulator meets all the specifications at 800 mA except for overshoot response (measures 3.8%).
4. The default voltage and power-on state may depend on option pin settings.

Output power management circuits include:

- Bandgap voltage reference circuit
- Buck SMPS circuits
- LDO linear regulators
- NCP
- Voltage switches

All regulators can be set to a low-power mode, except VREG\_NCP; the NCP output provides a negative voltage for headphone circuits. Details are provided in the following subsections.

### 5.6.1 Reference circuit

All PMIC regulator circuits and other internal circuits are driven by a common, on-chip voltage reference circuit. An on-chip series resistor supplements an off-chip 0.1  $\mu$ F bypass capacitor at the REF\_BYP pin to create a lowpass function that filters the reference voltage distributed throughout the device.

**NOTE** Do not load the REF\_BYP pin. Use an MPP configured as an analog output if the reference voltage is needed off-chip.

Applicable voltage reference performance specifications are given in [Table 5-22](#).

**Table 5-22 Voltage reference performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Nominal internal VREF	At REF_BYP pin	–	1.250	–	V
Output voltage deviations					
Normal operation	Over temperature only, -20 to +120°C	-0.32	–	+0.32	%
Normal operation	All operating conditions	-0.50	–	+0.50	%
Sleep mode	All operating conditions	-1.00	–	+1.00	%

## 5.6.2 Buck SMPS

The buck converter is a switched-mode power supply that provides an output voltage lower than its input voltage, and is therefore also known as a step-down converter. The PM8921 IC includes six high frequency SMPS and two fast transient SMPS. The HF bucks support PWM and PFM modes and also support the automatic transition between PWM and PFM modes depending on the load current.

Table 5-23 and Table 5-24 provide details of the HF-SMPS and the FT-SMPS.

**Table 5-23 HF-SMPS performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Rated load current ( $I_{\text{rated}}$ )	Continuous current delivery				
PWM mode		1500	–	–	mA
PFM mode <sup>1</sup>		100	–	–	mA
DC error					
PWM mode <sup>2</sup>	$V_{\text{out}} > 1.0 \text{ V}$ , $I_{\text{rated}}/2$	-1	–	1	%
	$V_{\text{out}} < 1.0 \text{ V}$ , $I_{\text{rated}}/2$	-10	–	10	mV
PFM mode <sup>3</sup>	$V_{\text{out}} > 1.0 \text{ V}$ , $I_{\text{rated}}/2$	-3	–	3	%
	$V_{\text{out}} < 1.0 \text{ V}$ , $I_{\text{rated}}/2$	-30	–	30	mV
Temperature coefficient		-100	0	+100	ppm/°C
Enable overshoot					
Slow (normal) turn on	$V_{\text{out}} > 1.0 \text{ V}$ , no load	–	–	3	%
	$V_{\text{out}} < 1.0 \text{ V}$ , no load	–	–	30	mV
Voltage step settling time per LSB <sup>3</sup>	To within 1% of final value	–	–	10	μs
Voltage dip due to low-to-high load transition (PWM mode) <sup>4</sup>		–	–	40	mV
Voltage overshoot due to high-to-low load transition (PWM mode)		–	–	70	mV
Enable settling time					
Slow start (turning on an OFF regulator) <sup>5</sup>	From enable to within 1% of final value, no load	–	–	500	μs
Load regulation	$V_{\text{in}} \geq V_{\text{out}} + 1 \text{ V}$ ; load from $I_{\text{rated}}/100$ to $I_{\text{rated}}$	–	–	0.25	%
Line regulation	$V_{\text{in}} = 3.2 \text{ V}$ to $4.2 \text{ V}$ ; $I_{\text{load}} = 100 \text{ mA}$	–	–	0.25	%/V
Peak current limit (through inductor) <sup>6</sup>	VREG pin shorted; current limit is set via SSBI programming	$0.7 * I_{\text{limit}}$	$I_{\text{limit}}$	$1.3 * I_{\text{limit}}$	A
Ground current, no load <sup>7</sup>					
PWM/hysteretic mode		–	300	550	μA
PFM mode		–	15	30	μA

**Table 5-23 HF-SMPS performance specifications (cont.)**



Parameter	Comments	Min	Typ	Max	Units
PWM / PFM transitions					
Undershoot	$V_{out} > 1.0\text{ V}$ , $I_{load} = 20\text{ mA}$	–	–	3	%
	$V_{out} < 1.0\text{ V}$ , $I_{load} = 20\text{ mA}$	–	–	40	mV
Overshoot	$V_{out} > 1.0\text{ V}$ , $I_{load} = 20\text{ mA}$	–	–	3	%
	$V_{out} < 1.0\text{ V}$ , $I_{load} = 20\text{ mA}$	–	–	40	mV
Output ripple voltage	Tested at the switching frequency				
PWM pulse skipping mode <sup>8</sup>	40 mA load; 20 MHz measurement bandwidth	–	30	50	mVpp
PWM non-pulse skipping mode <sup>9</sup>	$I_{rated}$ ; 20 MHz measurement bw	–	10	20	mVpp
PFM mode <sup>9</sup>	20 mA load; 20 MHz measurement bandwidth	–	30	50	mVpp
Power supply ripple rejection (PSRR)					
50 Hz to 1 kHz		–	40	–	dB
1 kHz to 100 kHz		–	20	–	dB
Efficiency <sup>10</sup>	$V_{bat} = 3.6\text{ V}$				
PWM mode	$V_o = 1.8\text{ V}$ , $I_o = 300\text{ mA}$	–	90	–	%
	$V_o = 1.8\text{ V}$ , $I_o = 10\text{--}600\text{ mA}$	–	85	–	%
	$V_o = 1.8\text{ V}$ , $I_o = 800\text{ mA}$	–	80	–	%
PFM mode	$V_o = 1.2\text{ V}$ , $I_o = 5\text{ mA}$	–	80	–	%
Output noise		–	-95	–	dBm/Hz
$F < 5\text{ kHz}$		–	-100	–	dBm/Hz
$5\text{ kHz} < F < 10\text{ kHz}$		–	-100	–	dBm/Hz
$10\text{ kHz} < F < 500\text{ kHz}$		–	-110	–	dBm/Hz
$500\text{ kHz} < F < 1\text{ MHz}$		–	-110	–	dBm/Hz
$F > 2\text{ MHz}$		–	-110	–	dBm/Hz



- Over the entire component range.
- Measured at the output capacitance at 25°C and trimmed voltage setting. The total DC error is the sum of DC error, error due to the temperature coefficient, line regulation, and load regulation. This specification is for the default voltage setting.
- Voltage step at 1 LSB (12.5 mV or 25 mV).
- Depending on the  $I_{max}$  performance over  $V_{in}/V_{out}/F_{sw}$  range and also depending on the values of the external L and C used.
- Poweron soft-start: 500  $\mu\text{s}$ ; configurable soft-start: 100, 500  $\mu\text{s}$  (fast, slow).
- This specification is for default current limit that is programmable.
- Quiescent current (no switching). The ground current sleep current includes extra 50  $\mu\text{A}$  to meet tolerance in peak current  $I_{limit}$ .
- Ripple dependent on the external components and layout.
- Ripple dependent on the external capacitor; capacitor < ESR 20 m $\Omega$ .
- Refer to [Figure 3-3](#) to [Figure 3-10](#) for efficiency plots.

**Table 5-24 2000 mA FT-SMPS performance specifications**



Parameter	Comments <sup>1 2</sup>	Min	Typ	Max	Unit
Rated load current ( $I_{rated}$ )		–	–	2000	mA
Normal PWM mode		–	–	100	mA
Low-power PFM mode		–	–	100	mA
V_OUT, programmable range	Selected in SW				
Option 1, power collapsed state	50 mV increments	0.350	0.500	0.650	V
Option 2, active digital core	12.5 mV increments	0.700	1.100	1.400	V
Option 3, other applications <sup>3</sup>	50 mV increments	1.400	–	3.075	V
V_OUT, guaranteed performance		0.350	–	3.300	V
DC error <sup>4</sup>	At half rated current				
	V_OUT > 1.000 V	-1	0	+1	%
	V_OUT < 1.000 V	-10	0	+10	mV
Temperature coefficient		-100	0	+100	ppm/C
Transient response					
Soft-start settling time at enable	To within 1% of final value	–	–	1	ms
Overshoot at enable		–	–	10	%
Load changes, PWM mode					
Undershoot	200 to 1500 mA load change	–	–	40	mV
Overshoot	1500 to 200 mA load change	–	–	70	mV
Programmed voltage change					
Overshoot		–	–	5	%
Settling time		–	–	100	μs
Load regulation	$V_{in} > V_{out} + 1 \text{ V}; I_{rated}/100 \text{ to } I_{rated}$	–	–	0.5	%
Line regulation	$V_{in} = 3.0 \text{ to } 4.2 \text{ V}$	–	–	0.25	%/V
Output ripple, constant load					
PWM (normal) mode		–	–	20	mVpp
PFM (low-power) mode		–	–	50	mVpp
PSRR	Power supply ripple rejection ratio				
50 to 1000 Hz		–	50	–	dB
1 to 100 kHz		–	30	–	dB
Efficiency – PWM mode	Refer to <a href="#">Figure 3-7</a> and <a href="#">Figure 3-8</a> .	–	–	–	
Ground current					
No load, PFM mode	PFM – buck low-power mode	–	35	60	μA
No load, PWM mode	PWM – buck normal mode	–	800	1500	μA



1. All specifications apply over the device's recommended operating conditions, load current range, and capacitor ESR range, unless noted otherwise.
2. Performance characteristics that may degrade if the rated output current is exceeded: voltage error, output ripple and efficiency
3. Range 3 is available for supporting other functions in addition to digital cores – digital I/Os, RF circuits, mixed signal functions, and peripherals.
4. Measured at the output capacitance at 25°C and trimmed voltage setting. The total DC error is the sum of DC error, error due to temperature coefficient, line regulation and load regulation.

**Figure 5-3 S1 PWM mode****Figure 5-4 S2 PWM mode**

**Figure 5-5 S3 PWM mode****Figure 5-6 S4 PWM mode**



**Figure 5-7 S5 - FT SMPS****Figure 5-8 S6 - FT SMPS**

**Figure 5-9 S7 PWM mode****Figure 5-10 S8 PWM mode**

### 5.6.3 Linear regulators

Six low dropout linear regulator designs are implemented within the PMIC:

- Design 1 – rated for 1200 mA
- Design 2 – rated for 600 mA
- Design 3 – rated for 300 mA
- Design 4 – rated for 150 mA
- Design 5 – rated for 50 mA
- Design 6 – rated for 5 mA

Performance specifications for each of these designs are presented in the following subsections.

#### 5.6.3.1 1200 mA rating

The PMM8160 IC includes five linear regulators that are rated for 1200 mA. The regulator's low-power mode reduces the quiescent current during the phone's sleep mode, but causes some performance degradation as detailed in [Table 5-25](#). With a nominal capacitance of 4.7  $\mu$ F, the discharge time with pull-down enabled for the 1200 mA LDO is  $\sim 3$  ms.

**Table 5-25 Linear regulator performance specifications – 1200 mA rating**

Parameter	Comments	Min	Typ	Max	Units
<b>Normal mode</b>					
Rated load current <sup>1</sup>		1200	–	–	mA
Overall error <sup>2 3</sup>		-2	–	+2	%
Temperature coefficient		-100	–	+100	ppm/°C
Undershoot, overshoot <sup>2 4</sup>	25% to 75% I <sub>rated</sub> load step	-4	–	4	%
Settling time <sup>2 5</sup>	To within 1% of the final value	20	100	200	$\mu$ s
Dropout voltage <sup>6</sup>	Load at I <sub>rated</sub>	–	47	60	mV
Load regulation <sup>7</sup>		–	–	0.3	%
Line regulation <sup>8</sup>		–	–	0.1	%/V
Short-circuit current limit	Short regulator output to ground	1.3	1.8	2.6	A
Soft current limit <sup>9</sup>	During startup	I <sub>rated</sub> + 200	–	–	mA
Ground current, no load 1200 mA regulator		–	200	220	$\mu$ A

**Table 5-25 Linear regulator performance specifications – 1200 mA rating (cont.)**

Parameter	Comments	Min	Typ	Max	Units
<b>Low-power mode</b>					
Rated load current <sup>1</sup>		100	–	–	mA
Overall error <sup>2 3</sup>		-4	–	+4	%
Undershoot, overshoot <sup>2 4</sup>	25% to 75% Irated load step	-3	–	+3	%
Dropout voltage LV NMOS LDO (1200 mA) <sup>6</sup>		–	–	60	mV
Load regulation <sup>7</sup>		–	–	1	%
Line regulation <sup>8</sup>		–	–	0.5	%/V
Ground current, no load 1200 mA regulators		–	21	25	μA
<b>Normal mode and low-power mode</b>					
Ground current, with load		–	–	0.5	%
<b>Bypass mode</b>					
Ground current		–	4	5	μA

1. The rated current is the current at which the regulator meets all specifications.
2. These specifications are met through the full device-operating range, load-current range, capacitor-ESR range, and process corners, unless otherwise noted.
3. The overall error is the sum of DC error, error due to temperature coefficient, line regulation, and load regulation.
4. Overshoot and undershoot specifications are met with the rated load capacitance, at any of the following conditions: startup, any load-step change, line-voltage change, program-voltage change, and transitions between normal and low-power modes. For low-power mode, only transitions between normal and low-power modes, load change (within limit), and line change apply.
5. The regulator always turns on in normal mode. The settling time is for startup, and for any voltage change with the rated load capacitance. Time will be increased with larger load capacitance.
6. Dropout voltage is defined as follows:
  - a. Apply the specified load current.
  - b. Set  $V_{in} = V_{out} + 0.5\text{ V}$ .
  - c. Measure the output voltage.
  - d. Reduce  $V_{in}$  until  $V_{out}$  is reduced by 100 mV.
  - e. Calculate dropout voltage as  $V_{in} - V_{out}$  in this condition.
7. Load regulation is calculated as the output change in percent, when  $V_i > V_o + 0.5\text{ V}$ , with load changing from Irated/100 to Irated:  $(V_{o2} - V_{o1}) / V_{o1}$ .
8. Line regulation is the output-voltage variation with respect to input-voltage variation, and can be calculated as:  $[(V_{o2} - V_{o1})/V_{o1}] / (V_{i2} - V_{i1})$ .
9. The peak in-rush current must remain within this specification. A soft current limit is required to avoid too much instantaneous current draw from the battery, while still meeting the turn-on time requirement.

## 5.6.4 PMOS LDO

The performance specifications for the PMOS LDOs (600 mA, 300 mA, 150 mA, and 50 mA) are as follows. With a nominal capacitance on the LDO output, the discharge time with pull-down enabled is ~ 3ms.

### 5.6.4.1 600, 300, 150, and 50 mA rating

**Table 5-26 LDO regulator specifications**

Parameter	Comment	Min	Typ	Max	Units
<b>Normal mode</b>					
Rated load current <sup>1</sup>					
50 mA LDO		–	–	50	mA
150 mA LDO		–	–	150	mA
300 mA LDO		–	–	300	mA
600 mA LDO		–	–	600	mA
Overall error <sup>2 3</sup>	Including load, line regulation and variation over temperature at default programmed voltage	-2	–	+2	%
Temperature coefficient		-100	–	+100	ppm/°C
Undershoot, overshoot <sup>4</sup>					
50 mA LDO with 1 $\mu$ F		-50	–	70	mV
150 mA LDO with 1 $\mu$ F		-50	–	70	mV
300 mA LDO with 1 $\mu$ F		-50	–	70	mV
600 mA LDO with 1 $\mu$ F		-50	–	70	mV
Other conditions		-3	–	3	%
Settling time <sup>2 5</sup>	To within 1% of final value	20	100	200	$\mu$ s
Dropout voltage <sup>6</sup>					
50 mA, 150 mA, 300 mA, and 600 mA	Load at $I_{rated}$	–	–	300	mV
Load regulation <sup>7</sup>	Measured at the output of the device	–	–	0.3	%
Line regulation <sup>8</sup>		–	–	0.1	%/V
Short circuit current limit	Short regulator output to ground	1.5	2.5	3.5	$I_{rated}$
Soft current limit <sup>9</sup>	During start-up	–	–	$I_{rated}+100$	mA
Ground current, no load					
50 mA LDO		–	45	100	$\mu$ A
150 mA LDO		–	55	100	$\mu$ A
300 mA LDO		–	65	150	$\mu$ A
600 mA LDO		–	90	300	$\mu$ A

**Table 5-26 LDO regulator specifications (cont.)**

Parameter	Comment	Min	Typ	Max	Units
<b>Low-power mode</b>					
Rated load current <sup>1</sup>		–	–	5	mA
50 mA LDO		–	–	10	mA
150 mA LDO		–	–	10	mA
300 mA LDO		–	–	10	mA
600 mA LDO		–	–	10	mA
Overall error <sup>2 3</sup>		-4	–	+4	%
Undershoot, overshoot		-3	–	3	%
Dropout voltage <sup>6</sup>	Load at $I_{rated}$	–	–	300	mV
50 mA, 150 mA, 300 mA, and 600 mA					
Load regulation <sup>7</sup>		–	–	1.5	%
Line regulation <sup>8</sup>		–	–	0.5	%/V
Ground current, no load					
50 mA LDO		–	5	6	μA
150 mA LDO		–	5	6	μA
300 mA LDO		–	5	6	μA
600 mA LDO		–	5	6	μA
<b>Normal mode and low-power mode</b>					
Ground current, with load		–	–	0.2	%

1. The rated current is the current at which the regulator meets all specifications.
2. These specifications are met through the full device-operating range, load-current range, capacitor-ESR range, and process corners, unless otherwise noted.
3. The overall error is the sum of DC error, error due to temperature coefficient, line regulation, and load regulation.
4. PMOS LDO overshoot and undershoot specifications due to load transients are met with rated load capacitance when  $V_i > V_o + 0.5$  V, with load changing from  $I_{rated}/100$  to  $I_{rated}$ . Overshoot and undershoot specifications due to other conditions are met with rated load capacitance when  $V_i > V_o + 0.5$  V in the following conditions: line-voltage change by 1 V, low-power mode to normal-power mode transitions and vice-versa, and LDO startup.
5. The regulator always turns on in normal mode. The settling time is for startup, and for any voltage change with the rated load capacitance. Time will be increased with larger load capacitance.
6. Dropout voltage is defined as follows:
  - a. Apply the specified load current.
  - b. Set  $V_{in} = V_{out} + 0.5$  V.
  - c. Measure the output voltage.
  - d. Reduce  $V_{in}$  until  $V_{out}$  is reduced by 100 mV.
  - e. Calculate dropout voltage as  $V_{in} - V_{out}$  in this condition.
7. Load regulation is calculated as the output change in percent, when  $V_i > V_o + 0.5$  V, with load changing from  $I_{rated}/100$  to  $I_{rated}$ :  $(V_{o2} - V_{o1}) / V_{o1}$ .
8. Line regulation is the output-voltage variation with respect to input-voltage variation, and can be calculated as:  $[(V_{o2} - V_{o1})/V_{o1}] / (V_{i2} - V_{i1})$
9. The peak in-rush current must remain within this specification. A soft current limit is required to avoid too much instantaneous current draw from the battery, while still meeting the turn-on time requirement.

In addition to the performance specified in [Table 5-26](#), [Table 5-27](#) lists some typical characteristics of the LDO modules.

**Table 5-27 LDO regulator typical specifications**

Parameter	Comments <sup>1</sup>	Min	Typ	Max	Units
<b>Normal mode</b>					
Output noise density					
100 Hz to 1 kHz		–	2	–	μV/SQRT(Hz)
1 kHz to 10 kHz		–	1	–	μV/SQRT(Hz)
10 kHz to 100 kHz		–	0.5	–	μV/SQRT(Hz)
100 kHz to 1 MHz		–	0.35	–	μV/SQRT(Hz)
Power-supply ripple rejection (PSRR)					
50 Hz to 1 kHz		60	70	–	dB
1 kHz to 10 kHz		50	60	–	dB
10 kHz to 100 kHz		40	50	–	dB
100 kHz to 1 MHz		35	45	–	dB
<b>Low-power mode</b>					
Power-supply ripple rejection (PSRR)					
50 Hz to 1 kHz		40	50	–	dB
1 kHz to 100 kHz		30	40	–	dB

1. PSRR is measured with:  $V_{in} = V_{out} + 0.5\text{ V}$  for PMOS LDO.

[Table 5-28](#) lists the performance specifications of the VREG\_XO and VREG\_RFCLK voltage regulators.

**Table 5-28 LDO regulator specifications for VREG\_XO and VREG\_RFCLK**

Parameter	Comments	Min	Typ	Max	Units
<b>Normal mode</b>					
Rated load current		–	–	5	mA
Overall error	Including temperature range	–1.15	–	1.15	%
Settling time	To within 1% of final value	–	–	250	μs
Startup current limit	During start-up	–	–	$I_{rated} + 100$	mA
Ground current, no load		–	–	80	μA
PSRR	With switching load				
50 Hz to 1 kHz		–	–	40	dB
1 kHz to 10 kHz		–	–	40	dB
10 kHz to 100 kHz		–	–	40	dB
100 kHz to 1 MHz		–	–	37	dB

## 5.6.5 NMOS LDO

The detailed specifications for the NMOS LDOs are detailed in [Table 5-29](#).

**Table 5-29 Linear regulator performance specifications – 150 mA rating**

Parameter	Comments	Min	Typ	Max	Units
<b>Normal mode</b>					
Rated load current <sup>1</sup>		–	–	150	mA
Overall error <sup>2 3</sup>		-2	–	+2	%
Temperature coefficient		-100	–	+100	ppm/°C
Undershoot, overshoot <sup>4</sup>		-3	–	3	%
Settling time <sup>2 5</sup>	To within 1% of final value	20	100	200	μs
Dropout voltage <sup>6</sup> NMOS LDO (150 mA, 300 mA)	Load at $I_{rated}$	–	–	200	mV
Load regulation <sup>7</sup>		–	–	0.3	%
Line regulation <sup>8</sup>		–	–	0.1	%/V
Short circuit current limit	Short regulator output to gnd	2	3	4	$I_{rated}$
Soft current limit <sup>9</sup>	During startup	–	–	$I_{rated} + 100$	mA
Ground current, no load		–	100	150	μA
<b>Low-power mode</b>					
Rated load current <sup>1</sup>		–	–	10	mA
Overall error <sup>2 3</sup>		-4	–	+4	%
Undershoot, overshoot <sup>4</sup>		-3	–	3	%
Dropout voltage <sup>6</sup>	Load at $I_{rated}$	–	–	200	mV
Load regulation <sup>7</sup>		–	–	1.5	%
Line regulation <sup>8</sup>		–	–	0.5	%/V
Ground current, no load		–	5	6	μA
<b>Normal mode and low-power mode</b>					
Ground current, with load		–	–	0.5	%
<b>Bypass mode</b>					
Ground current		–	–	1	μA
On resistance		–	–	1	Ω

1. The rated current is the current at which the regulator meets all specifications.
2. These specifications are met through the full device-operating range, load-current range, capacitor-ESR range, and process corners, unless otherwise noted.
3. The overall error is the sum of DC error, error due to temperature coefficient, line regulation, and load regulation.
4. NMOS LDO overshoot and undershoot specifications due to load transients are met with rated load capacitance when  $V_i > V_o + 0.5$  V, with load changing from  $I_{rated}/100$  to  $I_{rated}$ , and at any of the following conditions: startup, any load-step change, line-voltage change, program-voltage change, and low-power mode to normal-power mode transitions (and vice-versa).



5. The regulator always turns on in normal mode. The settling time is for startup, and for any voltage change with the rated load capacitance. Time will be increased with larger load capacitance.
6. Dropout voltage is defined as follows:
  - a. Apply the specified load current.
  - b. Set  $V_{in} = V_{out} + 0.5 \text{ V}$ .
  - c. Measure the output voltage.
  - d. Reduce  $V_{in}$  until  $V_{out}$  is reduced by 100 mV.
  - e. Calculate dropout voltage as  $V_{in} - V_{out}$  in this condition.
7. Load regulation is calculated as the output change in percent, when  $V_i > V_o + 0.5 \text{ V}$ , with load changing from  $I_{rated}/100$  to  $I_{rated}$ :  $(V_{o2} - V_{o1})/V_{o1}$ .
8. Line regulation is the output-voltage variation with respect to the input-voltage variation, and can be calculated as:  $[(V_{o2} - V_{o1})/V_{o1}]/(V_{i2} - V_{i1})$
9. The peak in-rush current must remain within this specification. A soft current limit is required to avoid too much instantaneous current draw from the battery, while still meeting the turn-on time requirement.

**Table 5-30 LDO regulator typical specifications**

Parameter	Comments <sup>1</sup>	Min	Typ	Max	Units
<b>Normal mode</b>					
Output noise density					
100 Hz to 1 kHz		–	2	–	$\mu\text{V}/\text{SQRT}(\text{Hz})$
1 kHz to 10 kHz		–	1	–	$\mu\text{V}/\text{SQRT}(\text{Hz})$
10 kHz to 100 kHz		–	0.5	–	$\mu\text{V}/\text{SQRT}(\text{Hz})$
100 kHz to 1 MHz		–	0.35	–	$\mu\text{V}/\text{SQRT}(\text{Hz})$
Power-supply ripple rejection (PSRR)					
50 Hz to 1 kHz		60	70	–	dB
1 kHz to 10 kHz		50	60	–	dB
10 kHz to 100 kHz		40	50	–	dB
100 kHz to 1 MHz		35	45	–	dB
<b>Low-power mode</b>					
Power-supply ripple rejection (PSRR)					
50 Hz to 1 kHz		40	–	–	dB
1 kHz to 100 kHz		30	–	–	dB

1. For NMOS LDO, PSRR is met under the following two conditions:  $V_{in} = V_{out} + 0.5 \text{ V}$  to LDO output, and from VDD (2.5 V to 5.5 V) to LDO output.

## 5.6.6 NCP

The PMIC includes a capacitor-based NCP switching regulator that generates a negative 1.8 V (-1.8 V) supply for capless stereo headphone drivers. Pertinent performance specifications are listed in [Table 5-31](#).

**Table 5-31 NCP regulator performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Switching frequency	Programmable <sup>1</sup>	0.6	1.6	9.6	MHz
Output voltage	Programmable <sup>1</sup>	-2.4	-1.8	-1.5	V
Load current range <sup>1</sup>		0	–	186	mA
Output error	Zero load <sup>3</sup>	–	–	50	mV
Transient overshoot		-200	–	100	mV
Line regulation <sup>3</sup>					
Up to 50 mA load		–	20	50	mV/A
Up to 186 mA load		–	25	65	V/A
PSRR	pVdd to output				
at 2 kHz		-15	-30	–	dB
at 5 kHz		-15	-30	–	dB
at 20 kHz		-15	-25	–	dB
Output ripple		–	150	350	mV
Load regulation <sup>3</sup>					
Up to 93 mA load		–	0.1	0.2	V/A
Up to 150 mA load		–	0.1	0.3	V/A
Up to 186 mA load		–	0.1	0.4	V/A

1. All performance specifications are determined with default output voltage (-1.8 V) and frequency (1.6 MHz) settings, using 0402 X5R 2.2  $\mu$ F 6.3 V capacitors from Taiyo Yuden Co., maximum load 186 mA, 2.5 V to 5.5 V unregulated input voltage, and operating in “non-sampling” mode.
2. Maximum deviation in output under a given load calculated as follows:  
(output error + (load regulation \* load current) + (line regulation \* pVdd variation)).
3. Performance specifications are not guaranteed for an output voltage beyond -1.8 V. Notable degradation in load regulation and other specifications may be observed beyond -1.8 V.

## 5.6.7 Voltage switches

The PM8921 has seven low-voltage switches and two medium-voltage switches. The LVS are rated for 100 mA and 300 mA, while the MVS are rated for 100 mA and 500 mA and are used for gating the supply voltages to external circuits like BT, WLAN, UBM and other functions. LVS 1, 3, 4, 5, 6, and 7 are 100 mA LVS, whereas LVS 2 is a 300 mA LVS. The performance specifications for these switches are listed in [Table 5-32](#).

**Table 5-32 100 mA low-voltage switch specifications**

Parameter	Comments	Min	Typ	Max	Units
Load current	Normal operation	–	–	100	mA
Input voltage range		1.0	–	1.8	V
Soft start time <sup>1</sup>	C <sub>load</sub> < 1 µF	–	–	200	µs
Soft start inrush <sup>2</sup>	C <sub>load</sub> < 1 µF	–	–	200	mA
On resistance <sup>2</sup>	The <b>on</b> resistance of the switch	–	–	0.1	Ω
Ground current <sup>3</sup>					
Sleep mode		–	–	1	µA
Normal mode, no load		–	–	30	µA
Normal mode, with load		–	–	30 + 0.03%	µA

1. The load cap should be less than 1 µF.

2. This specification is measured via the voltage drop and the load current

3. Sleep current means the quiescent current in sleep mode. Sleep mode means only switch is on and all the other functions are disabled. This module does not provide power supply noise rejection.

**Table 5-33 300 mA low-voltage switch specifications**

Parameter	Comments	Min	Typ	Max	Units
Rated current (I <sub>rated</sub> )	Normal operation	–	300	–	mA
Slew rate (switch output node)	Always	–	–	100	mV/µs
Switch output ready <sup>1</sup>	Startup	100	300	1200	µs
Input voltage range		1.2	–	1.875	V
On resistance	Switch is <b>on</b> (fully enhanced)	–	–	150	mΩ
Ground current					
Sleep mode		–	–	1	µA
Normal mode		–	–	40	µA
Pull-down discharge time	Switch is off	–	–	2	ms

1. This includes soft start time and gate full enhancement time.

**Table 5-34 65 mA MVS (HDMI) switch specifications**

Parameter	Comments	Min	Typ	Max	Units
Rated current (I <sub>rated</sub> ) <sup>1</sup>	Normal operation	65	–	–	mA
Switch output ready <sup>2</sup>	Startup	–	–	200	μs
Input voltage range		4.0	–	5.5	V
On resistance		–	–	2000	mΩ
Ground current					
Sleep mode		–	10	200	μA
Normal mode		–	40	–	μA
Pull-down discharge time		–	0.5	2	ms
Steady-state reverse bias current	At 5.5 V output	–	20	–	nA
Steady-state leakage current	At 9.0 V output	–	20	–	nA
Leakage current at max transient	At 9.0 V output	–	350	–	mA

1. Other rated currents may be required in the future.

2. Switch output ready means that the switch is fully enhanced, which includes the time to acquire V<sub>out\_OK</sub>, plus the time to fully enhance the switch (pull gate voltage to zero).

**Table 5-35 500 mA MVS (OTG) switch specifications**

Parameter	Comments	Min	Typ	Max	Units
Rated current (I <sub>rated</sub> ) <sup>1</sup>	Normal operation	500	–	–	mA
Switch output ready <sup>2</sup>	Startup	–	–	200	μs
Input voltage range		4.0	–	5.5	V
On resistance		–	–	200	mΩ
Ground current					
Sleep mode		–	10	200	μA
Normal mode		–	40	–	μA
Pull-down discharge time		–	0.5	2	ms
Steady-state reverse bias current	At 5.5 V output	–	20	–	nA
Steady-state leakage current	9.0 V output	–	20	–	nA
Leakage current at max transient	9.0 V output	–	350	–	mA

1. Other rated currents may be required in the future.

2. Switch output ready means that the switch is fully enhanced, which includes the time to acquire V<sub>out\_OK</sub>, plus the time to fully enhance the switch (pull gate voltage to zero).

## 5.6.8 Internal voltage-regulator connections

Some PM8921 IC modules use the outputs of certain voltage regulators for their operation. These connections are made internally to the device. The module and/or feature will not operate correctly unless the source voltage regulators are also enabled and set to the default voltage. See [Table 5-36](#) for details.

**Table 5-36 Internal voltage-regulator connections**

Feature name	Regulator	Default	Comments
AMUX	L14	1.8 V	AMUX supply
SMBC	L14	1.8 V	VREF_BAT_THM supply
CLOCKS	VDD_L1_2_12_18	1.8 V	Sleep clock pad (Vio)
GPIO	S4	1.8 V	
	L4	1.8 V	
	L6	2.9 V	
	L15	2.9 V	
	L17	2.9 V	
	L3	3.075 V	
MPP	L4	1.8 V	
	L15	2.9 V	
	L17	2.9 V	
NCP	L6	2.6 V	NCP level shifter supply
POWER-ON	VDD_L1_2_12_18	1.8 V	Pad I/O (Vio)
SEC_INT	VDD_L1_2_12_18	1.8 V	SEC_INT pad I/O (Vio)
SSBI	VDD_L1_2_12_18	1.8 V	SSBI pad (Vio)
CLOCKS	XO	1.8 V	XO core
CLOCKS	RF_CLK	1.3V	Low-noise output buffers (XO_OUT_Ax)
CLOCKS	L4	1.8 V	Low-power output buffers (XO_OUT_Dx)
XO_ADC	L14	1.8 V	XO_ADC supply

## 5.7 General housekeeping

The PMIC includes many circuits that support device-level housekeeping functions – various tasks that must be performed to keep the device in order. Integration of these functions reduces the external parts count and the associated size and cost. Housekeeping functions include an analog switch matrix, multiplexers, and voltage scaling; an HK/XO ADC circuit; system clock circuits; a realtime clock for time and alarm functions; and overtemperature protection.

All parameters associated with general housekeeping functions are specified in the following subsections.

## 5.7.1 Analog multiplexer and scaling circuits

A set of analog switches, analog multiplexers, and voltage scaling circuits select and condition a single analog signal for routing to the on-chip HK/XO ADC. The multiplexer and scaling functions are summarized in Table 5-37.

**Table 5-37 Analog multiplexer and scaling functions**

Ch #	Description	Typical input range (V)	Scaling	Typical output range (V)
0	VCOIN pin <sup>1</sup>	2.0 to 3.25	1/3	0.67 to 1.08
1	VBAT pin	2.5 to 4.5	1/3	0.83 to 1.5
2	OVP_SNS pin (over-voltage protected) <sup>2</sup>	4.5 to 9.5	1/6	0.75 to 1.58
3	—	—	—	—
4	VPH_PWR <sup>1</sup>	2.5 to 4.5	1/3	0.83 to 1.5
5	IBAT: battery charge current	0.3 to 1.5	1	0.3 to 1.5
6	Selected input from MPP <sup>3</sup>	0.1 to (VDDA - 0.1)	1	0.1 to (VDDA - 0.1)
7	Selected input from MPP <sup>3</sup>	0.3 to 3 * (VDDA - 0.1)	1/3	0.1 to (VDDA - 0.1)
8	BAT_THERM	0.1 to (VDDA - 0.1)	1	0.1 to (VDDA - 0.1)
9	BAT_ID	0.1 to (VDDA - 0.1)	1	0.1 to (VDDA - 0.1)
10	USBIN pin (over-voltage protected) <sup>2</sup>	4.35 to 6.5	1/4	1.09 to 1.63
11	Die-temperature monitor	0.4 to 0.9	1	0.4 to 0.9
12	0.625 V reference voltage	0.625	1	0.625
13	1.25 V reference voltage	1.25	1	1.25
14	—	—	—	—
15	Module power off <sup>4</sup>	—	—	—

1. Input voltage must not exceed internal VMAX voltage so as to prevent a forward-biased junction condition where correct module operation will cease. The VMAX voltage is defined as:

$$VMAX(x) = \max[vcoin(x), vbat(x), vchg(x), usb\_vbus(x)]$$

2. DCIN and USBIN are protected inputs, i.e., no voltage is applied to AMUX if the OVP FETs are off when either of the charging source is above the threshold.
3. Channels 6 and 7 are the expanded channels for MPP and ATEST measurements. The signal is taken from a 16-to-1 preMUX inside this module.
4. Set channel number to 15 when not in use so that the scaler does not load the inputs.

**NOTE** Gain and offset errors are different through each analog multiplexer channel. Each path should be calibrated individually over its valid gain and offset settings for best accuracy.

Performance specifications pertaining to the analog multiplexer and its associated circuits are listed in [Table 5-38](#).

**Table 5-38 Analog multiplexer performance specifications**

Parameter	Comments <sup>3</sup>	Min	Typ	Max	Units
Supply voltage		–	1.8	–	V
Output voltage range	Full specification compliance	0.100	–	1.70	V
	Degraded accuracy at edges	0.050	–	1.75	V
Input referred offset errors	Unity scaling				
Channel x1		-2	–	+2	mV
Channel x1/3 <sup>1</sup>		-1.5	–	+1.5	mV
Channel x1/4		-3	–	+3	mV
Channel x1/6		-3	–	+3	mV
Gain errors	Includes scaler; excludes VREF error (see <a href="#">Table 3-22</a> )				
Channel x1		0.2	–	+0.2	%
Channel x1/3		0.15	–	+0.15	%
Channel x1/4		-0.3	–	+0.3	%
Channel x1/6		-0.3	–	+0.3	%
Integrated non-linearity	INL, after removing offset/gain errors	-3	–	+3	mV
Input resistance	Input referred to account for scaling				
Channel x1		10	–	–	MΩ
Channel x1/3		1	–	–	MΩ
Channel x1/4		0.5	–	–	MΩ
Channel x1/6		0.5	–	–	MΩ
Channel-to-channel isolation	f = 1 kHz	50	–	–	dB
Output settling time <sup>2</sup>	C <sub>load</sub> = 65 pF	–	–	25	μs
Output noise level	f = 1 kHz	–	–	2	μV/Hz <sup>1/2</sup>

- Including process and temperature variations.
- See [Figure 3-12](#) for a model of the typical load circuit. C1 represents parasitic capacitance (0 to 20 pF); C2 is the sampling capacitor (63 pF); and S1 is the sampling switch (1 kΩ maximum). After S1 closes, the voltage across C2 settles within the specified settling time.
- Multiplexer offset error, gain error, and INL are measured as illustrated in [Figure 3-11](#). Supporting comments:
  - The non-linearity curve is exaggerated for illustrative purposes.
  - Input and output voltages must stay within the ranges stated in [Table 5-38](#); voltages beyond these ranges result in non-linearity, and are beyond specification.
  - Offset is determined by measuring the slope of the endpoint line (m), and calculating its Y-intercept value (b):  

$$\text{Offset} = b = y_1 - m \cdot x_1$$
  - Gain error is calculated from the ideal response and the endpoint line as the ratio of their two slopes (in percentage):  

$$\text{Gain\_error} = [(\text{slope of endpoint line})/(\text{slope of ideal response}) - 1] \cdot 100\%$$
  - INL is the worst-case deviation from the endpoint line. The endpoint line removes the gain and offset errors to isolate nonlinearity:  

$$\text{INL}(\min) = \min[V_{\text{out}}(\text{actual at } V_x \text{ input}) - V_{\text{out}}(\text{endpoint line at } V_x \text{ input})]$$

$$\text{INL}(\max) = \max[V_{\text{out}}(\text{actual at } V_x \text{ input}) - V_{\text{out}}(\text{endpoint line at } V_x \text{ input})]$$




Figure 5-11 Multiplexer offset and gain errors




Figure 5-12 Analog multiplexer load condition for settling time specification



## 5.7.2 HK/XO ADC circuit

The PMM8160 IC includes an analog-to-digital converter circuit that is shared by the housekeeping (HK) and 19.2 MHz crystal oscillator (XO) functions. A 2:1 analog multiplexer selects which source is applied to the ADC:

- The HK source – the analog multiplexer output discussed in [Section 5.7.1](#); or
- The XO source – the thermistor network output that estimates the 19.2 MHz crystal temperature.

HK/XO ADC performance specifications are listed in [Table 5-39](#).

**Table 5-39 HK/XO ADC performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Supply voltage		–	1.8	–	V
Resolution		–	–	15	bits
Analog input bandwidth		–	100	–	kHz
Sample rate	XO/8	–	2.4	–	MHz
Offset error		-1	–	+1	%
Gain error		-1	–	+1	%
INL	15 bit output	-8	–	+8	LSB
DNL	15 bit output	-4	–	+4	LSB

AMUX input to ADC output end-to-end accuracy specifications are listed in [Table 5-40](#).

**Table 5-40 AMUX input to ADC output end-to-end accuracy specifications**

AMUX ch #	Function	Typical input range		Auto scaling	Typical output range		AMUX input to ADC output end-to-end accuracy, RSS <sup>1, 2</sup> (%)				AMUX input to ADC output end-to-end accuracy, WCS <sup>1, 3</sup> (%)				Recommended method of calibration for the channel <sup>4</sup>
		Min (V)	Max (V)		Min (V)	Max (V)	Without calibration		Internal calibration		Without calibration		Internal calibration		
							Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	
0	VCOIN	2	3.25	1/3	0.67	1.08	3.1	2.2	0.7	0.52	5.7	4.37	1.4	1.08	Absolute
1	VBAT	2.5	4.5	1/3	0.83	1.5	2.64	1.89	0.6	0.47	5	3.76	1.24	0.93	Absolute
2	OVP_SNS (protected)	4.5	9.5	1/6	0.75	1.58	2.84	1.84	0.62		5.33	3.68	1.31	0.92	Absolute
3	NC	–	–	–	–	–	–	–	–	–	–	–	–	–	–
4	VPH_PWR	2.5	4.5	1/3	0.83	1.5	2.64	1.89	0.6	0.47	5	3.76	1.24	0.93	Absolute
5	IBAT: battery charge current	0.3	1.5	1	0.3	1.5	6.3	1.87	1.33	0.47	10	3.73	2.33	0.93	Absolute
6	Selected input from pre-mux	0.1	1.7	1	0.1	1.7	18	1.76	4	0.47	26	3.59	6	0.88	Absolute or ratiometric, depending on application
7	Selected input from pre-mux	0.3	5.1	1/3	0.1	1.7	18.33	1.78	3.67	0.45	25.67	3.59	6.33	0.9	Absolute or ratiometric, depending on application
8	BATT_THERM	0.1	1.7	1	0.1	1.7	18	1.76	4	0.47	26	3.59	6	0.88	Ratiometric
9	BATT_ID	0.1	1.7	1	0.1	1.7	18	1.76	4	0.47	26	3.59	6	0.88	Ratiometric
10	USB_IN (protected)	4.35	6.5	1/4	1.09	1.63	2.21	1.82	0.53	0.46	4.34	3.68	1.08	0.88	Absolute
11	Die- temperature monitor	0.4	0.9	1	0.4	0.9	4.75	2.4	1	1.22	8	4.7	2	1.22	Absolute
12	0.625 V reference voltage	–	–	1	–	–	–	–	–	–	–	–	–	–	–
13	1.25 V reference voltage	–	–	1	–	–	–	–	–	–	–	–	–	–	–

**Table 5-40 AMUX input to ADC output end-to-end accuracy specifications (cont.)**

AMUX ch #	Function	Typical input range		Auto scaling	Typical output range		AMUX input to ADC output end-to-end accuracy, RSS <sup>1, 2</sup> (%)				AMUX input to ADC output end-to-end accuracy, WCS <sup>1, 3</sup> (%)				Recommended method of calibration for the channel <sup>4</sup>
		Min (V)	Max (V)		Min (V)	Max (V)	Without calibration		Internal calibration		Without calibration		Internal calibration		
							Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	Accuracy corresponding to min input voltage (V)	Accuracy corresponding to max input voltage (V)	
14	NC	–	–	–	–	–	–	–	–	–	–	–	–	–	–
15	Poweroff	–	–	–	–	–	–	–	–	–	–	–	–	–	–

1. The min and max accuracy values correspond to min and max input voltage to the AMUX channel.
2. Accuracy is based on the root sum square (RSS) of the individual errors.
3. Accuracy is based on the worst-case sum (WCS) of all errors.
4. Absolute calibration uses the 0.625 V and 1.25 V MBG voltage reference as calibration points. Ratiometric calibration uses the GND\_XO and VREF\_XO\_THM as the calibration points.

### 5.7.3 System clocks

The PMIC includes several clock circuits whose outputs are used for general housekeeping functions, and elsewhere within the device system. These circuits include a 19.2 MHz XO with multiple controllers and buffers, an MP3 clock output, 32.768 kHz crystal support, an RC oscillator, sleep clock outputs, and internal SMPL and SMPS clocks. Performance specifications for these functions are presented in the following subsections.

#### 5.7.3.1 19.2 MHz XO circuits

An external crystal is supplemented by on-chip circuits to generate the desired 19.2 MHz reference signal. Using an external thermistor network, the on-chip ADC, and advanced temperature compensation software, the PMIC eliminates the large and expensive VCTCXO module required by previous generation chipsets. The XO circuits initialize and maintain valid pulse waveforms and measure time intervals for higher-level device functions. Multiple controllers manage the XO warmup and signal buffering, and generate the desired clock outputs (all derived from one source):

- XO\_OUT\_A0
- XO\_OUT\_A1
- XO\_OUT\_A2
- XO\_OUT\_D0
- XO\_OUT\_D1

Since the different controllers and outputs are independent of each other, non-phone circuits can operate even while the phone's baseband circuits are asleep and its RF circuits are powered down.

The PM8921 IC has built-in load capacitors on XTAL\_19M\_IN and XTAL\_19M\_OUT. A crystal that specifies 7 pF load caps is recommended because no external load capacitors will be required. This reduces the noise picked up from the GND plane.

The XTAL\_19M\_IN and XTAL\_19M\_OUT pins are incapable of driving a load – the oscillator will be significantly disrupted if either pin is externally loaded.

As discussed in [Section 5.7.3.5](#), an RC oscillator is used to drive some clock circuits until the XO source is established.

**Table 5-41 Specifications for XO\_OUT\_D0 and XO\_OUT\_D1**

Parameter	Comments	Min	Typ	Max	Unit
Frequency	Set by external crystal	–	19.2	–	MHz
Output duty cycle <sup>1</sup>		46	50	60	%
USB 2.0 jitter	Specified values are peak-to-peak period jitter				
0.5 MHz – 2 MHz <sup>2</sup>		–	–	50	ps
> 2 MHz		–	–	100	ps
Startup time <sup>3</sup>		–	–	6	ms
Current consumption		0.94	0.98	1.0	mA
Supply voltage		1.782	1.80	1.818	V
Buffer output impedance <sup>4</sup>					
at 1x drive strength		54	80	122	Ω / mA
at 2x drive strength		30	42	64	Ω / mA
at 3x drive strength		21	30	44	Ω / mA
at 4x drive strength		17	22	35	Ω / mA

1. Duty cycle is defined as the first pulse duty cycle that meets the overall duty cycle specification.
2. USB period jitter can be calculated by  $14 \cdot \text{Jitter}_{\text{rms}}$  based on the  $10^{-12}$  BER requirement.
3. When the warmup time enhancement feature is enabled, this can be reduced to 3.5 ms (to be finalized after analysis of more characterization data).
4. Output impedance at each drive strength varies 30% over corners. Current drive capabilities included to meet  $\text{VOH} = 0.65 \cdot \text{VDD}$  and  $\text{VOL} = 0.35 \cdot \text{VDD}$ .

### 5.7.3.2 Typical 19.2 MHz XO crystal requirements

**Table 5-42 Typical 19.2 MHz crystal specifications (2520 size)**

Parameter	Comments	Min	Typ	Max	Units
Operating frequency		–	19.2	–	MHz
Mode of vibration		–	AT-cut fundamental	–	–
Initial frequency tolerance		–	–	±10	PPM
Tolerance over temperature		–	–	±12	PPM
Aging		–	–	±1	PPM/year
Frequency drift after reflow	After two reflows	–	–	±2	PPM
Operating temperature		-30	–	+85	°C
Storage temperature		-40	–	+85	°C
Equivalent series resistance	New for 2520 crystals		–	80	Ω
Quality factor (Q)	Minimum Q value calculated from ESR and L is smaller than this specification	75,000	–	–	–
Spurious mode series resistance	±1 MHz	1100	–	–	Ω
Motional capacitance	New for 2520 crystals	1.80	–	3.10	fF
Shunt capacitance		0.3	–	1.3	pF
Load capacitance	Load capacitance is measured according to IEC standard #60444-7	–	7	–	pF
Third-order curve fitting parameter	Curve fitting parameter is obtained from the crystal curve-fitting algorithm	8.5	10	11.5	e-5
Drive level		10	–	100	μW
Insulation resistance		500	–	–	MΩ
Package size		–	2.5 × 2.0	–	mm

**Table 5-43 Specifications for XO\_OUT\_A0, XO\_OUT\_A1, and XO\_OUT\_A2**

Parameter	Comments	Min	Typ	Max	Unit
Frequency	Set by external crystal	–	19.2	–	MHz
Duty cycle		40	50.0	60.0	%
Startup time <sup>1</sup>		–	6	–	ms
Current consumption <sup>2</sup>					
HPM		0.89	1.14	1.38	mA
NPM		1.11	1.23	1.52	mA
LPM		1.23	1.39	1.74	mA
Output voltage swing		1.2	–	1.8	V
Buffer output impedance <sup>3</sup>					
at 1x drive strength		54	80	122	$\Omega$ / mA
at 2x drive strength		30	42	64	$\Omega$ / mA
at 3x drive strength		21	30	44	$\Omega$ / mA
at 4x drive strength		17	22	35	$\Omega$ / mA
Phase noise in LPM					
at 10 Hz		–	–	-86	dBc/Hz
at 100 Hz		–	–	-110	dBc/Hz
at 1 kHz		–	–	-124	dBc/Hz
at 10 kHz		–	–	-134	dBc/Hz
at 100 kHz		–	–	-140	dBc/Hz
at 1 MHz		–	–	-137	dBc/Hz
Phase noise in NPM					
at 10 Hz		–	–	-86	dBc/Hz
at 100 Hz		–	–	-116	dBc/Hz
at 1 kHz		–	–	-134	dBc/Hz
at 10 kHz		–	–	-144	dBc/Hz
at 100 kHz		–	–	-144	dBc/Hz
at 1 MHz		–	–	-144	dBc/Hz
Phase noise in HPM					
at 10 Hz		–	–	-86	dBc/Hz
at 100 Hz		–	–	-116	dBc/Hz
at 1 kHz		–	–	-134	dBc/Hz
at 10 kHz		–	–	-144	dBc/Hz
at 100 kHz		–	–	-148	dBc/Hz
at 1 MHz		–	–	-150	dBc/Hz

1. The startup time corresponds to the time taken by the buffer to output the first valid pulse that meets the overall duty-cycle specification. When the warmup time enhancement feature is enabled, this can be reduced to 3.5 ms.
2. Includes 15 pF load cap, output swing = 1.8 V.
3. Output impedance at each drive strength varies 30% over corners. Current drive capabilities included to meet  $V_{OH} = 0.65 \cdot V_{DD}$  and  $V_{OL} = 0.35 \cdot V_{DD}$ .

### 5.7.3.3 MP3 clock

One GPIO can be configured as a 2.4 MHz clock output to support MP3 in a low-power mode. This clock is a divided down version of the 19.2 MHz XO signal, so its most critical performance features are defined within the XO tables ([Section 5.7.3.1](#)). Output characteristics (voltage levels, drive strength, etc.) are defined in [Section 5.4](#)

### 5.7.3.4 32 kHz oscillator

The following are three options for implementing the 32 kHz oscillator:

- Using the XO signal (19.2 MHz)
- An external 32.768 kHz crystal oscillator
- An external oscillator module

Whichever method is used, this oscillator signal is the primary sleep clock source. In all cases, neither the XTAL\_32K\_IN nor the XTAL\_32K\_OUT pins are capable of driving a load – the oscillator will be significantly disrupted if either pin is loaded.

The PMIC includes a circuit that continually monitors this oscillation. If the circuit is enabled but stops oscillating, the device automatically switches to the internal RC oscillator and generates an interrupt.

Performance specifications pertaining to the 32 kHz oscillator are listed in [Table 5-44](#)

**Table 5-44 Typical 32 kHz crystal specification**

Parameter	Comments	Min	Typ	Max	Unit
Nominal oscillation frequency	F	–	32.768	–	kHz
Load capacitance	CL	7	–	12.5	pF
Frequency tolerance	$\Delta F/F$	-100		100	ppm
Drive level	P	–	0.1	1	$\mu W$
Aging first year	$\Delta F/F$	-3	–	3	ppm
Series resistance	Rs	–	50	80	k $\Omega$
Motional capacitance	C1	–	2.1	–	fF
Static capacitance	C0	–	0.9	–	pF



### 5.7.3.5 RC oscillator

As mentioned in previous sections, the PMIC includes an on-chip RC oscillator that is used during startup and as a backup to the 32 kHz oscillator. Pertinent performance specifications are listed in [Table 5-45](#).

**Table 5-45 RC oscillator performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Oscillation frequency		14	19.2	24	MHz
Duty cycle		30	50	70	%
Divider in SLEEP_CLK path		–	586	–	–

### 5.7.3.6 Sleep clock

The sleep clock is generated one of three ways:

- Using the 19.2 MHz XO circuit and dividing its output by 586 to create a 32.7645 kHz signal – this method supports all normal operating modes.
- Using the 32.768 kHz crystal and supporting PMIC circuits – this method supports all normal operating modes.
- Using the on-chip 19.2 MHz RC oscillator and divide-by-586 to create a coarse 32 kHz signal – this method is only used during startup and if the 32.768 kHz XTAL source fails.

The PMIC sleep clock output is routed to the APQ or QSC device circuits using the SLEEP\_CLK0 pin. It is also available for other applications via GPIO\_43 and GPIO\_44 when configured properly (as SLEEP\_CLK1 and SLEEP\_CLK2, respectively).

These clock outputs are derived from other sources specified earlier:

- 19.2 MHz XO circuits ([Section 5.7.3.1](#))
- 32.768 kHz XTAL oscillator ([Section 5.7.3.4](#))
- 19.2 MHz RC oscillator ([Section 5.7.3.5](#))
- Output characteristics (voltage levels, drive strength, etc.) are defined in [Section 5.4](#).

### 5.7.4 Realtime clock

The realtime clock functions are implemented by a 32-bit realtime counter and one 32-bit alarm, both configurable in one-second increments. The primary input to the RTC circuits is the 32.768 kHz clock from the XTAL oscillator. Even when the phone is off, the oscillator and RTC continue to run off the main battery.

If the main battery is present and an SMPL event occurs, RTC contents are corrupted. As power is restored, the RTC pauses and skips a few seconds. The phone must reacquire system time from the network to resume the usual RTC accuracy. Similarly, if the main battery is not present and the voltage at VCOIN drops too low, RTC contents are again corrupted. In either case, the RTC reset interrupt is generated. A different interrupt is generated if the oscillator stops, also causing RTC errors.

The RTC is an entirely embedded function, without the external I/Os needing to be specified. All its controls and output data are accessed internally, and its accuracy depends entirely on the oscillator source being used – defined elsewhere. Therefore, no RTC performance parameters need to be defined here.

Table 5-46 lists RTC performance specifications.

**Table 5-46 RTC performance specs when using Cal RC, XO/586 and 32 kHz oscillator**

Parameter	Comments <sup>3</sup>	Min	Typ	Max	Unit
Tuning resolution	With known calibrated source	–	3.05	–	ppm
Tuning range		-192	–	192	ppm
Accuracy (phone off)					
Cal RC with valid phone battery		–	–	200	ppm
Cal RC with qualified coin-cell or super capacitor		–	–	200	ppm
32 kHz XTAL <sup>1</sup>		–	–	100	ppm
19.2 MHz XO (Cal RC in state S4)		–	–	24	ppm
Accuracy (phone on)					
19.2 MHz XO		–	–	24	ppm
32 kHz XTAL <a href="#">Appendix 2</a>		–	–	100	ppm
SMPL	4.7 $\mu$ F used on VCOIN				
XO/586 used as SMPL source		2	–	–	s
RC/586 used as SMPL source		2	–	–	s

1. RTC accuracy depends on the frequency accuracy of the external 32 kHz crystal.

2. Valid over the temperature range of -30 °C to 60 °C.

## 5.7.5 Overtemperature protection (smart thermal control)

The PMIC includes overtemperature protection in stages, depending upon the level of urgency as the die temperature rises:

- Stage 0 – normal operating conditions (less than 110°C).
- Stage 1 – 110°C to 130°C; an interrupt is sent to the APQ or QSC device without shutting down any PMIC circuits.
- Stage 2 – 130°C to 150°C; an interrupt is sent to the APQ or QSC device and high-current drivers (backlight drivers, LED drivers, etc.) are shut down.
- Stage 3 – greater than 150°C; an interrupt is sent to the APQ or QSC device and the PMIC is completely shut down.

Temperature hysteresis is incorporated such that the die temperature must cool significantly before the device can be powered on again. If any start signals are present while at Stage 3, they are ignored until Stage 0 is reached. When the device cools enough to reach Stage 0 and a start signal is present, the PMIC will power up immediately.

## 5.8 User interfaces

In addition to housekeeping functions, the PMIC also includes these circuits in support of common device-level user interfaces: an 8-channel light pulse generator; current drivers (and control signals for external current drivers); vibration motor driver; one-touch headset controls and microphone bias outputs; external switch detectors; an 8 × 8 keypad interface; enable; joystick interface.

All parameters associated with user interface functions are specified in the following subsections.

### 5.8.1 Light pulse generator

The PMIC includes a light pulse generator (LPG) circuit that can be used to control *fun* lights to flash multiple colors in a variety of patterns – from a constant torch mode to a user-programmed pattern. The pattern timing is generated by pulse-width modulator (PWM) circuits.

Since this function is entirely embedded within the PMIC, performance specifications are not appropriate.

The LPG outputs can be used to control the on-chip current drivers, or to control external current drivers through up to three GPIOs (discussed in [Section 5.8.2](#)).

The LPG channels are assigned as follows:

Channel	Usage
1	GPIO24
2	GPIO25
3	GPIO26
4	KYPD_DRV
5	LED_DRV0
6	LED_DRV1
7	LED_DRV2
8	VIB_DRV_N

## 5.8.2 LPG controllers (digital driver outputs)

Up to three GPIOs can be configured as LPG controllers: GPIO\_26 = LPG\_DRV3, GPIO\_25 = LPG\_DRV2, and GPIO\_24 = LPG\_DRV1. Output characteristics (voltage levels, drive strength, etc.) were defined in [Section 5.4](#).

The PWM frequency is

$$F_{\text{pwm}} = F_{\text{clk}} / ((2^{\text{PwmSize}}) * (2^{\text{M}}) * \text{PreDiv})$$

where

$$F_{\text{clk}} = 19.2 \text{ MHz}, 32 \text{ kHz}, \text{ or } 1 \text{ kHz}$$

$$\text{PwmSize} = 6 \text{ or } 9$$

$$\text{M} = 0, 1, \dots, \text{ or } 7$$

$$\text{PreDiv} = 2, 3, 5, \text{ or } 6$$

The PWM duty cycle is (PWM value)/512 in 9-bit mode and (PWM value[5:0])/64 in 6-bit mode.

## 5.8.3 Current drivers

Three types of current drivers are available:

- A keypad driver that can operate off +5 V with programmable settings to 300 mA
- Three LED drivers to operate off  $V_{\text{DD}}$  with programmable settings to 40 mA
- One automatic trickle charging indicator that operates off  $V_{\text{DD}}$  at a fixed 5 mA

Current driver performance specifications are listed in [Table 5-47](#).


**Table 5-47 Current driver performance specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>Common to all drivers</b>					
Current accuracy	Any programmed value	-20	–	+20	%
Headroom <sup>1</sup>	Any programmed value	500	–	–	mV
<b>Keypad driver</b>					
Output current	Programmable in 20 mA increments	0	–	300	mA
Power supply voltage		–	5.00	5.25	V
Power supply current	At max output current				
Normal operation		–	200	250	μA
Off, from supply voltage		–	1	100	nA
Off, at driver output pin		–			nA
<b>LED current drivers</b>					
Output current	Programmable in 2 mA increments	0	–	40	mA
Power supply voltage		–	V <sub>DD</sub>	–	V

**Table 5-47 Current driver performance specifications (cont.)**

Parameter	Comments	Min	Typ	Max	Units
Power supply current					
Normal operation			65	80	$\mu$ A
Off, from supply voltage			20	100	nA
Off, at driver output pin		–	1	50	nA
<b>ATC current driver (shared with LED_DRV0_N)</b>					
Output current (fixed)		–	5	–	mA
Current accuracy	Any programmed value	-30	–	+30	%
Headroom <sup>1</sup>	Any programmed value	800	–	–	mV

1. Lowest output voltage while still meeting the current accuracy specification.

**Figure 5-13 KPD\_DRV chart**

## 5.8.4 Vibration motor driver

The PMIC supports silent incoming call alarms with its vibration motor driver. The vibration driver is a programmable voltage output that is referenced to  $V_{DD}$ ; when off, its output voltage is  $V_{DD}$ . The motor is connected between  $V_{DD}$  and the VIB\_DRV\_N pin.

Performance specifications for the vibration motor driver circuit are listed in [Table 5-48](#).

**Table 5-48 Vibration motor driver performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Output voltage ( $V_m$ ) error <sup>1</sup>	$V_{DD} > 3.2$ V; $I_m = 0$ to 175 mA; $V_m$ setting = 1.2 to 3.1 V	-6	–	+6	%
Relative error	Total error = relative + absolute	-60	–	+60	mV
Headroom <sup>2</sup>	$I_m = 175$ mA	–	–	200	mV
Short circuit current	VIB_DRV_N = $V_{DD}$	225	–	600	mA

1. The vibration motor driver circuit is a low-side driver. The motor is connected directly to  $V_{DD}$ , and the voltage across the motor is  $V_m = V_{DD} - V_{out}$ , where  $V_{out}$  is the PMIC voltage at VIB\_DRV\_N.
2. Adjust the programmed voltage until the lowest motor voltage occurs while still meeting the voltage accuracy specification. This *lowest* motor voltage ( $V_m = V_{DD} - V_{out}$ ) is the *headroom*.

## 5.8.5 One-touch headset control and MIC bias

The headset send/end detect (HSED) circuits communicate the wired headset's send/end button state to the APQ or QSC device through an interrupt. This design allows for simultaneous detection of both normally open (NO) and normally closed (NC) microphone switch types, or allows both a NO button press/release and a headset insertion/removal to be detected.

Three pins support this function: HSED\_BIAS1, HSED\_BIAS2, and HSED\_BIAS3. In addition to the detection capabilities, each pin also provides the bias voltage for a microphone.

Pertinent performance specifications are listed in [Table 5-49](#).

**Table 5-49 HSED and MIC bias performance specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>HSED functions</b>					
Detection accuracy, NO case		-10	–	+10	%
Detection accuracy, NC case		-20	–	+20	%
<b>MIC bias functions</b>					
Output voltage	Power source is VREG_L5	–	1.8	–	V
Output voltage accuracy		-3	–	+3	%
Output current		20	–	1500	μA
Output load regulation at 600 μA vs. 20 μA load at 1.5 mA vs. 20 μA load	Voltage drop vs. load current	– –	– –	20 50	mV mV
Noise (227 μA load)	A-weighted; 0.1 μA load capacitor	–	–	8	μVrms
Load capacitor	Required external component	0.1	–	1.0	μF

## 5.8.6 External switch detection

Any unused or *floating* GPIO (designated as GPIO\_XX in this document) can be configured as an external switch detector. This is essentially a Schmitt-triggered input with a selectable pull-up or pull-down. Input and output characteristics (voltage levels, drive strength, etc.) were defined in [Section 5.4](#). There are no detector-specific performance specifications.

## 5.8.7 Keypad interface

GPIOs can be configured to implement a keypad interface supporting a matrix of up to 18 rows by 8 columns. Performance specifications that are specific to the keypad interface are listed in [Table 5-50](#).

**Table 5-50 Keypad interface performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Supply voltage		–	1.8	–	V
Load capacitance		–	–	100	pF
<b>Sense lines</b>					
Pull-up current		20.8	31.5	42.2	μA
Pull-down current		400	600	800	μA
Key-stuck delay	Number of 32 kHz cycles = 325,000	7.94	9.92	13.60	sec
<b>Drive lines</b>					
Drive strength	Open-drain outputs	–	0.6	–	mA

### 5.8.8 Joystick support

Joystick support requires four *floating* GPIOs (designated as GPIO\_XX in this document) configured as digital outputs plus one MPP (MPP\_05) configured as an analog input to the analog multiplexer. Pertinent performance specifications are available in the following sections:

- Digital I/O characteristics      [Section 5.4](#)
- GPIO-specific characteristics      [Section 5.10](#)
- Analog multiplexer and ADC      [Section 5.7.1](#) and [Section 5.7.2](#)
- MPP-specific characteristics      [Section 5.11](#)

## 5.9 IC-level interfaces

The IC-level interfaces include poweron circuits; the SSBI; interrupt managers; UIM detection and level translators; UART multiplexing; and power amplifier controls. All parameters associated with these IC-level interface functions are specified in the following subsections. GPIO and MPP functions are also considered part of the IC-level interface functional block, but they are specified in their own sections ([Section 5.10](#) and [Section 5.11](#), respectively).

### 5.9.1 Poweron circuits and the power sequences

Dedicated circuits continuously monitor several events that might trigger a poweron sequence. If any of these events occur the PMIC circuits are powered on, the device's available power sources are determined, the correct source is enabled, and the APQ or QSC device is taken out of reset.

Which regulators are included during the initial poweron sequence is determined by the hardware configuration controls (OPT\_1, OPT\_2, and OPT\_3) as defined in [Section 5.9.2](#). An example sequence is shown in [Figure 3-14](#).


The inputs to the poweron circuits are basic digital control signals that must meet the input voltage level requirements stated in [Table 5-4](#). The KPD\_PWR\_N and CBLPWRx\_N inputs are pulled-up to an internal voltage. The external outputs (PON\_RESET\_N and EXT\_SMPS\_EN) must meet the output voltage level and current drive requirements stated in [Table 5-4](#). Additional poweron circuit performance specifications are listed in [Table 5-51](#).



**Table 5-51 Poweron circuit performance specifications**

Parameter	Comments	Min	Typ	Max	Units
Internal pull-up resistor <sup>1</sup> KPD_PWR_N and CBLPWRx_N pins RESIN_N pin		150 32	200 40	250 48	kΩ kΩ
KPDPWR_N pull up volt		–	1.8	–	V
CBLPWR_N pull up volt		–	0.8	–	V
Sequence time intervals <sup>2</sup>					
t(reg1)	Poweron event to first regulator on <sup>4</sup>	–	165	–	ms
t(reg)	Time for reg to settle before next enable	100	128	500	μs
t(settle)	Regulator settling time <sup>5</sup>	20	–	500	μs
t(xo)	XO regulator enable to valid XO pulses	–	15	–	ms
t(reset1)	Last regulator on to PON_RESET_N = H	10	20	30	ms
t(pshold)	PS_HOLD timeout <sup>6</sup>	133	200	300	ms
t(reset0)	PON_RESET_N = L to Group 0 regulators off	6.7	10.0	15	ms
t(reg0)	Time between regulator group shutdowns	0.6	1	1.4	ms
t(psholdoff)	Delay from PSHOLD drop to PON_RESET_N	–	60	90	μs
Regulator accuracy	To continue poweron sequence	4	7	9	%
Debounce timer <sup>3</sup>		16	–	10256	ms

1. This internal resistor is pulled up directly to an internal voltage net (dVdd).
2. All time intervals are derived from the divided-down XO clock source (32.7645 kHz typical); their tolerances are set accordingly. See [Figure 3-14](#) for further discussion.
3. This is the delay between a triggering event (such as a keypad press) and the corresponding interrupt. The value is programmable.
4. The first regulator poweron time t(reg1) depends on the bandgap reference decoupling capacitor at REF\_BYP. The specified value is based on 0.1 μF. This time includes the default 16 ms keypad debounce, the 64 ms UVLO debounce timers, and 80 ms for BMS-related measurements. This is in addition to the default 6 ms of poweron delay. If these debounce timers are increased, then the t(reg1) value will also increase.
5. Each regulator will settle to within its stated *regulator accuracy* within the stated *regulator settling time*. The regulators are turned on and off in the orders illustrated in [Figure 3-14](#). This assumes nominal capacitance on the regulator output. Increasing the capacitance on the rail will directly impact settling time.
6. This is the time range where PS\_HOLD must go high or the t(pshold) timer will time out and the device will power down. It is acceptable for PS\_HOLD to be high any time during the poweron sequence as long as it goes high before the t(pshold) timer expires.



Note: VREG\_L14 turns on periodically during the poweron sequence to take PON OCV measurements for the BMS battery voltage.

**Figure 5-14** Example high-level power sequence timing diagram for PM8921 IC when paired with APQ8064E IC (OPT1 = VDD, OPT2 = Hi-Z, OPT3 = VDD)

## 5.9.2 SSBI and the interrupt managers

The SSBI is a bidirectional digital signal that meets the voltage and current level requirements stated in [Table 5-4](#).

Three interrupt managers support ADC and USB functions, and report on numerous conditions, conveying realtime and latched status signals to the APQ or QSC device, thereby supporting the interrupt processing of those devices. The interrupt managers are mostly embedded functions; the three interrupt outputs meet the voltage and current level requirements stated in [Table 5-4](#). Most other control and status data are accessed via SSBI, supplemented by dedicated, realtime controls where needed.

[Table 5-52](#) lists the PM8921 interrupts and their functions.

**Table 5-52 PM8921 interrupt list**

Interrupt name <sup>1</sup>	Function
<b>Charger-related interrupts</b>	
USBIN_VALID	USBIN voltage is within the valid range.
USBIN_OV	USBIN > Vmax.
BATT_INSERTED	Battery replaced in the system; battery thermistor monitor is disabled or VTHERM voltage is below the open circuit threshold (95%).
VBATDET_LOW	VBAT < VBATDET, as measured by the VBATDET comparator.
USBIN_UV	USBIN < Vmin.
VBAT_OV	VBAT > VBATDET for at least 1 second.
CHGWDG	Charging watchdog timer has expired, and charging has been stopped.
VCP	VDD collapse protection has been triggered.
ATCDONE	Auto trickle charging is complete.
ATCFAIL	Auto trickle charging has failed.
CHGDONE	Autonomous charging is complete.
CHGFAIL	Auto charging has failed. The max fast-charging time has been exceeded without ever reaching the termination current.
CHGSTATE	The charger state machine has changed states.
LOOP_CHANGE	The SMBC buck transitions between control loops (VDD/IBAT/IUSB/VIN)
FASTCHG	The charger is fast charging.
TRKLCHG	The linear trickle charger is on during software-controlled charging.
BATT_REMOVED	The battery thermistor monitor is enabled, and the thermistor is either shorted or open.
BATTTEMP_HOT	The battery thermistor monitor is enabled, and the temperature is too hot for charging (> 40°C).
CHGHOT	The charger temperature exceeds a set limit.
BATTTEMP_COLD	The battery thermistor monitor is enabled, and the temperature is too cold for charging (< 0°C).
CHG_GONE	Charger removal has been detected.

**Table 5-52 PM8921 interrupt list (cont.)**

Interrupt name <sup>1</sup>	Function
BAT_TEMP_OK	The battery temperature is in the normal range.
COARSE_DET_LOW	This is generated if both the DC-path and USB-path input voltages are less than the coarse-detect falling threshold (~0.7 V) for at least 1 second.
VDD_LOOP	Interrupts when the SMBC buck transitions to the voltage regulation loop.
VREG_OV	This is generated if the SMBC buck detects an overshoot voltage greater than 5% of the programmed VDD_MAX value.
VBAT	VBAT – battery status change: 1 = battery voltage has stayed above BAT_UPR_THRESH threshold or below BAT_LWR_THRESH threshold for longer than the BAT_ALRM_HYST delay timer setting.
VBATDET	VBATDET – threshold reached: 1 = VBAT has reached the top-off threshold setting (VBATDET register setting).
BATFET	BATFET is closed.
OVPSNS_VALID	OVPSNS is within the valid range.
OVPSNS_OV	OVPSNS > Vmax.
OVPSNS_UV	OVPSNS < Vmin.
<b>Poweron/off and RTC interrupts</b>	
RTCALRM	The RTC alarm has been triggered.
OSCHALT_32k	The 32 kHz XTAL oscillation has stopped.
WDOG_BARK	The hardware watchdog bark interrupt has occurred.
SMPL	An SMPL event has occurred.
CABLE	A cable poweron event has occurred.
OVERTEMP	Overtemperature shutdown has occurred.
WDOG	A watchdog timeout event has occurred.
KPDPWR	A keypad poweron event has occurred.
<b>Temperature and power-key interrupts</b>	
TEMPSTAT	Indicates a temperature status change.
OSCHALT_19M2	19.2 MHz XO has stopped oscillating.
RTC_1Hz	The RTC 1 Hz clock interrupt.
RESOUT	The reset pin requests powerdown.
KPDPWRON	The keypad power key has been pressed.
KPDPWROFF	The keypad power key has been released.
USB_ID_INT	The USB_ID state interrupt.
OTG_OCP	USB OTG switch OCP has been tripped.
<b>ADC/headset/UICC interrupts (not used on the APQ8064E chipset)</b>	
UICC1_SEQ_OFF	The UICC1 has been sequenced off.
UICC2_SEQ_OFF	The UICC2 has been sequenced off.
HSED_NO_2	Headset send/end detect 2 NO output.

**Table 5-52 PM8921 interrupt list (cont.)**

Interrupt name <sup>1</sup>	Function
HSED_NC_2	Headset send/end detect 2 NC output.
HSED_NO_1	Headset send/end detect 1 NO output.
HSED_NC_1	Headset send/end detect 1 NC output.
HSED_NO_0	Headset send/end detect 0 NO output.
HSED_NC_0	Headset send/end detect 0 NC output.
XOADC_EOC	End-of-conversion interrupt
<b>APC-MDM, keypad, and ADC interrupts</b>	
APC_USR_MDM	APC USB general interrupt to the MDM during APC sleep.
ADC_EOC_USR	ADC end-of-conversion interrupt to the user apps processor.
ADC_EOC_SEC	ADC end-of-conversion interrupt to the secure apps processor.
ADC_EOC_MDM	ADC end-of-conversion interrupt to the processor.
KYPD_STUCK	The keypad is stuck.
KYPD_STATE	The keypad state has changed.
BATT_TEMP_WARM	The battery temperature > warm threshold.
BATT_TEMP_COOL	The battery temperature < cool threshold.
<b>LPG interrupts</b>	
LPG7_DONE	LPG7 sequence is done.
LPG6_DONE	LPG6 sequence is done.
LPG5_DONE	LPG5 sequence is done.
LPG4_DONE	LPG4 sequence is done.
LPG3_DONE	LPG3 sequence is done.
LPG2_DONE	LPG2 sequence is done.
LPG1_DONE	LPG1 sequence is done.
LPG0_DONE	LPG0 sequence is done.
<b>FT SMPS S5/S6 interrupts</b>	
SSC5_IVS	Illegal voltage step has been programmed that is not supported for SSC stepping.
FTS5_AVS_INTB	AVS threshold detection B: Indicates that AVS jog control has reached the programmed <i>B</i> threshold.
FTS5_AVS_INTA	AVS threshold detection A: Indicates that AVS jog control has reached the programmed <i>A</i> threshold.
FTS5_UL	Indicates that VCNTL programming or AVS jog control has reached the upper limit of allowed voltage stepping.
FTS5_LL	Indicates that VCNTL programming or AVS jog control has reached the lower limit of allowed voltage stepping.
FTS5_DC	100% duty cycle: Indicates a potential loss of headroom at the high set-point and low battery.

**Table 5-52 PM8921 interrupt list (cont.)**

Interrupt name <sup>1</sup>	Function
FTS5_OOR	Out-of-range flag: An illegal voltage set-point has been programmed that does not correspond to an available setting.
SSC6_IVS	Illegal voltage step has been programmed that is not supported for SSC stepping
FTS6_AVS_INTB	AVS threshold detection B: Indicates that AVS jog control has reached the programmed <i>B</i> threshold.
FTS6_AVS_INTA	AVS threshold detection A: Indicates that AVS jog control has reached the programmed <i>A</i> threshold.
FTS6_UL	Indicates that VCNTL programming or AVS jog control has reached the upper limit of allowed voltage stepping.
FTS6_LL	Indicates that VCNTL programming or AVS jog control has reached the lower limit of allowed voltage stepping.
FTS6_DC	100% duty cycle: Indicates a potential loss of headroom at the high set-point and low battery.
FTS6_OOR	Out-of-range flag: An illegal voltage set-point has been programmed that does not correspond to an available setting.
<b>LVS/MVS OCP</b>	
LVS7_OCP	Indicates that switch LVS7 overcurrent protection has been tripped.
LVS6_OCP	Indicates that switch LVS6 overcurrent protection has been tripped.
LVS5_OCP	Indicates that switch LVS5 overcurrent protection has been tripped.
LVS4_OCP	Indicates that switch LVS4 overcurrent protection has been tripped.
LVS3_OCP	Indicates that switch LVS3 overcurrent protection has been tripped.
LVS2_OCP	Indicates that switch LVS2 overcurrent protection has been tripped.
LVS1_OCP	Indicates that switch LVS1 overcurrent protection has been tripped.
HDMI_OCP	Indicates that HDMI-switch overcurrent protection has been tripped.
<b>FT/HF SMPS interrupts</b>	
VREG_OK_S8	SMPS S8 output is okay.
VREG_OK_S7	SMPS S7 output is okay.
VREG_OK_S6	SMPS S6 output is okay.
VREG_OK_S5	SMPS S5 output is okay.
VREG_OK_S4	SMPS S4 output is okay.
VREG_OK_S3	SMPS S3 output is okay.
VREG_OK_S2	SMPS S2 output is okay.
VREG_OK_S1	SMPS S1 output is okay.
<b>BMS interrupts</b>	
BMS_SBI_WRITE_OK	Module SBI register write-completion interrupt. Signal LOW when register is written, and HIGH after BMS controller has completed operation in its 32 kHz clock domain.
BMS_CC_THR	Coulomb accumulator is greater than the threshold interrupt.

**Table 5-52 PM8921 interrupt list (cont.)**

Interrupt name <sup>1</sup>	Function
BMS_VSENSE_THR	Vsense sample average is greater than the threshold interrupt.
BMS_VSENSE_FOR_R	Vsense for resistance measurement completed interrupt.
BMS_OCV_FOR_R	Open-circuit voltage for resistance measurement completed interrupt.
BMS_GOOD_OCV	Last-good open-circuit voltage Vbat sample measurement completed interrupt.
BMS_VSENSE_AVG	Vsense sample averaging measurement completed interrupt.
CCADC_EOC	End-of-conversion interrupt.

1. In addition, there are separate interrupts for all 12 MPPs and all 44 GPIOs when they change state, when configured as digital inputs for interrupt generation.

### 5.9.3 UIM support

The PMIC includes level translators that enable an APQ or QSC device interface to the phone-level UIM/UICC connector. The three signals (data, clock, and reset) are routed using GPIOs and MPPs ([Table 3-53](#)).

**Table 5-53 UIM signal paths**

PM8291 IC pin	Function
GPIO_27	UIM1_RST
GPIO_28	UIM2_RST
GPIO_29	UIM1_M_CLK
GPIO_30	UIM1_CLK
GPIO_31	UIM2_M_CLK
GPIO_32	UIM2_CLK
GPIO_36	UIM1_RMV_DET_N
GPIO_37	UIM2_RMV_DET_N
MPP_01	UIM1_M_DATA
MPP_02	UIM1_DATA
MPP_03	UIM2_M_DATA
MPP_04	UIM2_DATA

All seven I/Os abide by the voltage and current specifications given in [Table 5-4](#) Voltage translation options are listed within [Table 5-4](#).

## 5.9.4 UART multiplexing

The PMIC includes two 3-to-1 multiplexers for routing three phone-level UART interfaces to a single APQ or QSC device interface; one multiplexer for the Rx path and one for the Tx path. The associated I/Os are implemented using GPIOs, and they abide by the voltage and current specifications given in [Table 5-4](#).

[Table 5-54](#) lists the UART functions of the PM8921 device pins.

**Table 5-54 PM8921 UART functions**

PM8921 device pin	Function
GPIO_21	UART_TX1
GPIO_22	UART_TX2
GPIO_23	UART_TX3
GPIO_33	UART_RX1
GPIO_34	UART_RX2
GPIO_35	UART_RX3
GPIO_8	UART_M_TX
GPIO_38	UART_M_RX

## 5.10 General-purpose input/output specifications

The 44 general-purpose input/output (GPIO) ports are digital I/Os that can be programmed for a variety of configurations ([Table 5-55](#)). Performance specifications for the different configurations are included in [Table 5-4](#).

**NOTE** Unused GPIO pins should be configured as inputs with 10  $\mu$ A pull-down.

**Table 5-55 Programmable GPIO configurations**

Configuration type	Configuration description
Input	1. No pull-up 2. Pull-up (1.5, 30, or 31.5 $\mu$ A) 3. Pull-down (10 $\mu$ A) 4. Keeper
Output	Open-drain or CMOS Inverted or non-inverted Programmable drive current; see <a href="#">Table 2-1</a> for options
Input/output pair	Requires two GPIOs. Input and output stages can use different power supplies, thereby implementing a level translator. See <a href="#">Table 2-1</a> for supply options.

Most GPIOs have a high-Z poweron default. Before they can be used for their desired purpose they need to be configured for use. Some GPIOs have non-high Z defaults in order to support certain poweron cases. These GPIOs can then only be used for their intended purpose (unless the alternate purpose can tolerate the poweron default conditions) and are described in [Table 5-56](#).



**Table 5-56 Special GPIO default states**

Pin name	Function name	GPIO feature	GPIO poweron default
GPIO_27	UIM1_RST	UIM1 reset	Output low $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_28	UIM2_RST	UIM2 reset	Output low $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_30	UIM1_CLK	UIM1 clock	Output low $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_32	UIM2_CLK	UIM2 clock	Output low $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_35	UART_RX3	UART 3:1 MUX module-side Rx3 signal	Output low $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_40	EXT_REG_EN1	External regulator enable	Output high $V_{XX} = V_{G0}$ (~3.6 V)
GPIO_41	EXT_REG_EN2	External regulator enable	Output high $V_{XX} = V_{G2}$ (~1.8 V)

GPIOs are designed to run at a 4 MHz rate to support UART applications. The supported rate depends upon the load capacitance and IR drop requirements. If the application specifies load capacitance (like UART applications), then the maximum rate is determined by the IR drop. If the application does not require a specific IR drop, then the maximum rate can be increased by increasing the supply voltage and adjusting the drive strength according to the actual load capacitance.

[Table 5-57](#) lists output voltages for different driver strengths.

**Table 5-57 VOL and VOH for different driver strengths**

Supply voltage	VOL, VOH	Minimum load current		
		Low-strength driver	Medium-strength driver	High-strength driver
1.8 V	VOH = VDD - 0.3 V = 1.5 V	0.15 mA	0.6 mA	0.9 mA
	VOL = 0.3 V			
2.6 V	VOH = VDD - 0.45 V = 2.15 V	0.3 mA	1.25 mA	1.9 mA
	VOL = 0.45 V			
2.85 V	VOH = VDD - 0.4 V = 2.45 V	0.3 mA	1.1 mA	1.7 mA
	VOL = 0.4 V			
3.3 V	VOH = VDD - 0.45 V = 2.85 V	0.3 mA	1.4 mA	2.1 mA
	VOL = 0.45 V			

## 5.11 Multipurpose pin specifications

The PMM8160 IC includes 12 multipurpose pins (MPPs), but they can be configured for any of the functions specified within [Table 5-58](#).

All MPPs are high-Z (set as disabled current sinks) except MPP\_02 and MPP\_04, which are pulled low by default for use with UIM1 and UIM2. MPP\_05 supplies 1.25 V from REF\_BYP for the reference voltage.

**Table 5-58 Multipurpose pin performance specifications**

Parameter	Comments	Min	Typ	Max	Units
<b>MPP configured as digital input <sup>1</sup></b>					
Logic high input voltage		$0.65 \cdot V_{YY1}$	–	–	V
Logic low input voltage		–	–	$0.35 \cdot V_{YY1}$	V
<b>MPP configured as digital output <sup>2</sup></b>					
Logic high output voltage	$I_{out} = I_{OH}$	$V_{YY2} - 0.45$	–	$V_{YY2}$	V
Logic low output voltage	$I_{out} = I_{OL}$	0	–	0.45	V
<b>MPP configured as bidirectional I/O <sup>3</sup></b>					
Nominal pull-up resistance	Programmable range <sup>4</sup>	1	–	30	k $\Omega$
Maximum frequency		200	–	–	kHz
Switch on resistance		–	20	50	$\Omega$
Power supply current		–	6	7	$\mu$ A
<b>MPP configured as analog input (analog multiplexer input)</b>					
Input current		–	–	100	nA
Input capacitance		–	–	10	pF
<b>MPP configured as analog output (buffered VREF output)</b>					
Output voltage error	-50 $\mu$ A to +50 $\mu$ A	–	–	12.5	mV
Temperature variation	Due to buffer only; does not include VREF variation (see <a href="#">Table 5-22</a> )	-0.03	–	+0.03	%
Load capacitance		–	–	25	pF
Power supply current		–	0.17	0.20	mA
<b>MPP configured as level translator</b>					
Maximum frequency		4	–	–	MHz

1.  $V_{YY1}$  is the programmable supply voltage from which digital input thresholds are referenced; options are listed in [Table 2-1](#). Other specifications are included in [Table 5-4](#).
2.  $V_{YY2}$  is the programmable supply voltage from which digital output thresholds are referenced; options are listed in [Table 2-1](#). Other specifications are included in [Table 5-4](#). The input and output supply voltages can be different.
3. MPP pairs are listed in [Table 5-51](#).
4. Pull-up resistance is programmable to values of 1 k, 10 k, 30 k, or open.

**Table 5-59 MPP pairs**

<b>MPP #</b>	<b>Pin #</b>		<b>MPP #</b>	<b>Pin #</b>
01	D13	<-->	02	E13
03	F13	<-->	04	D14
05	E14	<-->	06	F14
07	R14	<-->	08	P13
09	P14	<-->	10	R15
11	P15	<-->	12	N15

In addition, there are four analog input only pins (AMUX1 through AMUX4) that can be used for purposes such as PA\_THERM, BATT\_ID, BATT\_THERM, and HW\_ID.

## 6 Mechanical Information

Mechanical information for the PMM8920 module is presented in this chapter, including physical dimensions, visible markings, ordering information, moisture-sensitivity level, and thermal characteristics.

### 6.1 Device physical dimensions

The PMM8920 IC is available in the 255-pin nanoscale package (255 FBGA) that includes dedicated ground pins for improved grounding, mechanical strength, and thermal continuity. The 255 FBGA package has a 13.9 mm by 12.3 mm body with a maximum height of 1.29 mm. Pin A1 is located by an indicator mark on the top of the package and by the ball pattern when viewed from below.

### 6.2 Device marking




Figure 6-1 PMM8920 device marking (top view – not to scale)

Table 6-1 Part marking line descriptions


Line	Marking	Description
1	Name and logo	Name or logo
2	PMM8920	Product name
3	FXXXXXXXX	F = supply source code ■ F = TBD XXXXXXXX = traceability number

**Table 6-1 Part marking line descriptions**

Line	Marking	Description
4	AXYWWPRR	A = assembly site code ■ A = TBD X = traceability number Y = single-digit year code WW = work week (based on calendar year) P = product configuration code (see <a href="#">Table 6-2</a> ) RR = product revision (see <a href="#">Table 6-2</a> )
Additional lines may appear on the part marking for some samples; this is manufacturing information that is only relevant to suppliers.		

## 6.3 Device ordering information

This device can be ordered using the identification code shown in [Figure 6-2](#) and explained below.



**Figure 6-2 Device identification code**

An example can be as follows: PMM8920-0-255FBGA-TR-02-0.

Device ordering information details for all samples available to date are summarized in [Table 6-2](#).

**Table 6-2 Device identification code/ordering information details**

PMM8920 variant	Product configuration code (P)	Product revision (RR)	Sample type	PM8921/PM8821 combination
PMM8920	0	00	ES1	PM8921 ES2 (v2.0) + PM8821 ES1 (v1.0)
PMM8920	0	01	ES2	PM8921 CS (v3.0) + PM8821 ES1 (v1.0)
PMM8920	0	02	ES3	PM8921 CS (v3.0) + PM8821 ES2 (v2.0)
PMM8920	0	04	ES4	PM8921 CS (v3.0) + PM8821 CS (v2.1)

## 6.4 Device moisture-sensitivity level

Plastic-encapsulated surface mount packages are susceptible to damage induced by absorbed moisture and high temperature. The latest IPC/JEDEC J-STD-020 standard revision is followed for moisture-sensitivity qualification. ***The PMM8920 devices are classified as MSL3 at TBD°C.*** This is the MSL classification temperature, which is defined as the minimum temperature of moisture sensitivity testing during device qualification.

Additional MSL information is included in:

- [Section 7.2](#) – Storage
- [Section 7.3](#) – Handling
- [Section 9.1](#) – Reliability qualifications summary

## 6.5 Thermal characteristics

The PMM8160 device in its 255 FBGA package has typical thermal resistances as listed in [Table 6-3](#).

**Table 6-3 Device thermal resistance**

Parameter		Comments	Typ	Units
$\theta_{JA}$	Thermal resistance, J-to-A	Junction-to-ambient (still air) <sup>1</sup>	TBD	°C/W
$\theta_{JC}$	Thermal resistance, J-to-C	Junction-to-case <sup>2</sup>	TBD	°C/W

1. Junction-to-ambient thermal resistance ( $\theta_{JA}$ ) is calculated based upon the maximum die junction temperature and the total package power dissipation; ambient temperature is 85°C.
2. Junction-to-case thermal resistance ( $\theta_{JC}$ ) applies to situations in which nearly all the heat flows out the top of the package.


# 7 Carrier, Storage, & Handling Information

Information about shipping, storing, and handling the PMM8920 device is presented in this chapter.

## 7.1 Shipping

### 7.1.1 Tape and reel information

The single-feed tape carrier for the PMM8920 device is illustrated in [Figure 7-1](#); this figure also shows the proper part orientation. The tape width is 16 mm and the parts are placed on the tape with a 12 mm pitch. The reels are 330.2 mm in diameter with 102 mm hubs. Each reel can contain up to 4000 devices.



**Figure 7-1 Carrier tape drawing with part orientation**

The carrier tape and reel features are based upon the EIA-481 standard.

The carrier tape and reel features are based upon the EIA-481 standard.

Tape-handling recommendations are shown in [Figure 7-2](#).






Figure 7-2 Tape handling

## 7.2 Storage

### 7.2.1 Storage conditions

The PMM8160 devices, as delivered in tape and reel carriers, must be stored in sealed, moisture barrier, anti-static bags. The calculated shelf life in a sealed moisture bag is 60 months; this value requires an ambient temperature less than 40°C and relative humidity less than 90%.

### 7.2.2 Out-of-bag duration

The PMM8160 device must be soldered to a PCB within its factory floor life of **one week** after opening the moisture barrier bag (MBB).

**NOTE** The factory must provide an ambient temperature less than 30°C and relative humidity less than 60%, as specified in the IPC/JEDEC J-STD-033 standard.

## 7.3 Handling

Tape handling was discussed in [Section 7.1.1](#). Other handling guidelines are presented below.

### 7.3.1 Baking

It is **not necessary** to bake the PMM8160 devices if the conditions specified in [Section 7.2.1](#) and [Section 7.2.2](#) have **not been exceeded**.

It is **necessary** to bake the PMM8160 devices if any condition specified in [Section 7.2.1](#) or [Section 7.2.2](#) has **been exceeded**. The baking conditions are specified on the moisture-sensitive caution label attached to each bag.

**CAUTION** If baking is required, the devices must be transferred into trays that can be baked to at least 125°C. Devices should not be baked in tape and reel carriers at any temperature.

### 7.3.2 Electrostatic discharge

Electrostatic discharge (ESD) occurs naturally in laboratory and factory environments. An established high-voltage potential is always at risk of discharging to a lower potential. If this discharge path is through a semiconductor device, destructive damage may result.

ESD countermeasures and handling methods must be developed and used to control the factory environment at each manufacturing site.

These products must be handled according to the ESD Association standard: ANSI/ESD S20.20-1999, *Protection of Electrical and Electronic Parts, Assemblies, and Equipment*.

Refer to [Chapter 7](#) for the PMM8920 device ESD ratings.

# 8 PCB Mounting Guidelines

---

Guidelines for mounting the PMM8920 device onto a printed circuit board (PCB) are presented in this chapter, including land pad and stencil design details, surface mount technology (SMT) process characterization, and SMT process verification.

The PMM8920 device is internally and externally lead-free and RoHS-compliant. Its SnAgCu solder balls use SAC125Ni composition.

**NOTE** Lead-free (or Pb-free) semiconductor products are defined as having a maximum lead concentration of 1000 ppm (0.1% by weight) in raw (homogeneous) materials and end products.

## 8.1 Land pattern, stencil design, and daisy-chain interconnect drawings

The land pattern and stencil recommendations presented in this section are based upon characterizations for SnPb and lead-free solder pastes on a four-layer test PCB and a 127 micron-thick stencil. The PCB land pattern and stencil design for the 255 FBGA are the same whether SnPb or lead-free solder is used.

## 8.2 SSMT development and characterization

The information presented in this section describes board-level characterization process parameters. It is included to assist customers when starting their SMT process development; it is not intended to be a specification for customer SMT processes.

**NOTE** It is recommended that customers follow their solder paste vendor recommendations for the screen-printing process parameters and reflow profile conditions.

Characterization tests attempt to optimize the SMT process for the best board-level reliability possible. This is done by performing physical tests on evaluation boards, which may include:

- Peel test
- Bend-to-failure
- Bend cycle
- Tensile pull

- Drop shock
- Temperature cycling

It is recommended to characterize the land patterns according to each customer's processes, materials, equipment, stencil design, and reflow profile **prior to PCB production**. Review the land pattern and stencil pattern design recommendations in [Section 8.1](#) as a guide for characterization.

Optimizing the solder stencil pattern design and print process is critical to ensure print uniformity, decrease voiding, and increase board-level reliability.

Reflow profile conditions typically used for SnPb and lead-free systems are given in [Table 8-1](#).

**Table 8-1 Typical SMT reflow profile conditions (for reference only)**

Profile stage	Description	SnPb (standard) condition limits	Lead-free (high-temp) condition limits
Preheat	Initial ramp	3°C/sec max	3°C/sec max
Soak	Dry out and flux activation	135 to 165°C 60 to 120 sec	135 to 175°C 60 to 120 sec
Reflow	Time above solder paste melting point	30 to 90 sec	40 to 90 sec
	SMT peak package body temperature	230°C	245°C
Cool down	Cool rate – ramp-to-ambient	6°C/sec max	6°C/sec max

## 8.3 SMT peak package body temperature

The following limits are recommended during the SMT board-level solder attach process:

- SMT peak package body temperature of 250°C – the temperature that should not be exceeded as measured on the package body's top surface
- Maximum duration of 40 sec at this temperature

Although the solder paste manufacturers' recommendations for optimum temperature and duration for solder reflow should be followed, the recommended limits must not be exceeded.

## 8.4 SMT process verification

It is recommended to verify the SMT process prior to high-volume PCB fabrication, including:

- Electrical continuity
- X-ray inspection of the package installation for proper alignment, solder voids, solder balls, and solder bridging
- Visual inspection

Cross-section inspection of solder joints to confirm registration, fillet shape, and print volume (insufficient, acceptable, or excessive)

# 9 Part Reliability

---

## 9.1 Reliability qualifications summary

Table 9-1 PMM8160 IC reliability evaluation

Tests, standards, and conditions	Sample size	Results
<b>Average failure rate (AFR) in FIT (<math>\lambda</math>) failure in billion device-hours</b> HTOL: JESD22-A108-C	TBD	TBD
<b>Mean time to failure (MTTF) <math>t = 1/\lambda</math> in million hours</b>	TBD	TBD
<b>ESD – human-body model (HBM) rating</b> JESD22-A114-E	TBD	TBD
<b>ESD – charge-device model (CDM) rating</b> JESD22-C101-C	TBD	TBD
<b>Latch-up:</b> EIA/JESD78A Temperature = 85°C	TBD	TBD
<b>Moisture resistance test (MRT):</b> J-STD-020-C Reflow at 260 +0/-5°C, MSL = 3	TBD	TBD
<b>Temperature cycle:</b> JESD22-A104-C, Cond. B, 1000 cycles <b>Preconditioning:</b> JESD22-A113-E	TBD	TBD
<b>Un-biased highly accelerated stress test (HAST)</b> JESD22-A118; time = 96 hrs <b>Preconditioning:</b> JESD22-A113-E	TBD	TBD
<b>High-temperature storage life:</b> JESD22-A103-C Temperature = 150°C; time = 1000 hrs	TBD	TBD
<b>Flammability</b> UL-STD-94 (by mold-compound certification)	TBD	TBD
<b>Physical dimensions</b> JESD22-B100-B	TBD	TBD
<b>Solder ball shear</b> JESD22-B117A	TBD	TBD

## 9.2 Qualification sample description

### Device characteristics:

- Device name: PMM8920
- Package type: 255 FBGA
- Package body size: 13.9 mm × 12.3 mm × 1.29 mm
- Pad count: 255
- Pad composition: Sn/Ag/Cu
- Processes: 0.18μ CMOS
- Fab sites: TBD
- Assembly sites: TBD
- Solder ball pitch: 0.8 mm

# 10 Exhibit 1

---

**PLEASE READ THIS LICENSE AGREEMENT ("AGREEMENT") CAREFULLY. THIS AGREEMENT IS A BINDING LEGAL AGREEMENT ENTERED INTO BY AND BETWEEN YOU (OR IF YOU ARE ENTERING INTO THIS AGREEMENT ON BEHALF OF AN ENTITY, THEN THE ENTITY THAT YOU REPRESENT) AND QUALCOMM TECHNOLOGIES, INC. ("QTI" "WE" "OUR" OR "US"). THIS IS THE AGREEMENT THAT APPLIES TO YOUR USE OF THE DESIGNATED AND/OR ATTACHED DOCUMENTATION AND ANY UPDATES OR IMPROVEMENTS THEREOF (COLLECTIVELY, "MATERIALS"). BY USING OR COMPLETING THE INSTALLATION OF THE MATERIALS, YOU ARE ACCEPTING THIS AGREEMENT AND YOU AGREE TO BE BOUND BY ITS TERMS AND CONDITIONS. IF YOU DO NOT AGREE TO THESE TERMS, QTI IS UNWILLING TO AND DOES NOT LICENSE THE MATERIALS TO YOU. IF YOU DO NOT AGREE TO THESE TERMS YOU MUST DISCONTINUE AND YOU MAY NOT USE THE MATERIALS OR RETAIN ANY COPIES OF THE MATERIALS. ANY USE OR POSSESSION OF THE MATERIALS BY YOU IS SUBJECT TO THE TERMS AND CONDITIONS SET FORTH IN THIS AGREEMENT.**

**1.1 License.** Subject to the terms and conditions of this Agreement, including, without limitation, the restrictions, conditions, limitations and exclusions set forth in this Agreement, Qualcomm Technologies, Inc. ("QTI") hereby grants to you a nonexclusive, limited license under QTI's copyrights to use the attached Materials; and to reproduce and redistribute a reasonable number of copies of the Materials. You may not use Qualcomm Technologies or its affiliates or subsidiaries name, logo or trademarks; and copyright, trademark, patent and any other notices that appear on the Materials may not be removed or obscured. QTI shall be free to use suggestions, feedback or other information received from You, without obligation of any kind to You. QTI may immediately terminate this Agreement upon your breach. Upon termination of this Agreement, Sections 1.2-4 shall survive.

**1.2 Indemnification.** You agree to indemnify and hold harmless QTI and its officers, directors, employees and successors and assigns against any and all third party claims, demands, causes of action, losses, liabilities, damages, costs and expenses, incurred by QTI (including but not limited to costs of defense, investigation and reasonable attorney's fees) arising out of, resulting from or related to: (i) any breach of this Agreement by You; and (ii) your acts, omissions, products and services. If requested by QTI, You agree to defend QTI in connection with any third party claims, demands, or causes of action resulting from, arising out of or in connection with any of the foregoing.

**1.3 Ownership.** QTI (or its licensors) shall retain title and all ownership rights in and to the Materials and all copies thereof, and nothing herein shall be deemed to grant any right to You under any of QTI's or its affiliates' patents. You shall not subject the Materials to any third party license terms (e.g., open source license terms). You shall not use the Materials for the purpose of identifying or providing evidence to support any potential patent infringement claim against QTI, its affiliates, or any of QTI's or QTI's affiliates' suppliers and/or direct or indirect customers. QTI hereby reserves all rights not expressly granted herein.

**1.4 WARRANTY DISCLAIMER.** YOU EXPRESSLY ACKNOWLEDGE AND AGREE THAT THE USE OF THE MATERIALS IS AT YOUR SOLE RISK. THE MATERIALS AND TECHNICAL SUPPORT, IF ANY, ARE PROVIDED "AS IS" AND WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS OR IMPLIED. QTI ITS LICENSORS AND AFFILIATES MAKE NO WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THE MATERIALS OR ANY OTHER INFORMATION OR DOCUMENTATION PROVIDED UNDER THIS AGREEMENT, INCLUDING BUT NOT LIMITED TO ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR AGAINST INFRINGEMENT, OR ANY EXPRESS OR IMPLIED WARRANTY ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. NOTHING CONTAINED IN THIS AGREEMENT SHALL BE CONSTRUED AS (I) A WARRANTY OR REPRESENTATION BY QTI, ITS LICENSORS OR AFFILIATES AS TO THE VALIDITY OR SCOPE OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT OR (II) A WARRANTY OR REPRESENTATION BY QTI THAT ANY MANUFACTURE OR USE WILL BE FREE FROM INFRINGEMENT OF PATENTS, COPYRIGHTS OR OTHER INTELLECTUAL PROPERTY RIGHTS OF OTHERS, AND IT SHALL BE THE SOLE RESPONSIBILITY OF YOU TO MAKE SUCH DETERMINATION AS IS NECESSARY WITH RESPECT TO THE ACQUISITION OF LICENSES UNDER PATENTS AND OTHER INTELLECTUAL PROPERTY OF THIRD PARTIES.

**1.5 LIMITATION OF LIABILITY.** IN NO EVENT SHALL QTI, QTI'S AFFILIATES OR ITS LICENSORS BE LIABLE TO YOU FOR ANY INCIDENTAL, CONSEQUENTIAL OR SPECIAL DAMAGES, INCLUDING BUT NOT LIMITED TO ANY LOST PROFITS, LOST SAVINGS, OR OTHER INCIDENTAL DAMAGES, ARISING OUT OF THE USE OR INABILITY TO USE, OR THE DELIVERY OR FAILURE TO DELIVER, ANY OF THE MATERIALS, OR ANY BREACH OF ANY OBLIGATION UNDER THIS AGREEMENT, EVEN IF QTI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. THE FOREGOING LIMITATION OF LIABILITY SHALL REMAIN IN FULL FORCE AND EFFECT

REGARDLESS OF WHETHER YOUR REMEDIES HEREUNDER ARE DETERMINED TO HAVE FAILED OF THEIR ESSENTIAL PURPOSE. THE ENTIRE LIABILITY OF QTI, QTI'S AFFILIATES AND ITS LICENSORS, AND THE SOLE AND EXCLUSIVE REMEDY OF YOU, FOR ANY CLAIM OR CAUSE OF ACTION ARISING HEREUNDER (WHETHER IN CONTRACT, TORT, OR OTHERWISE) SHALL NOT EXCEED US\$10.

**2. COMPLIANCE WITH LAWS; APPLICABLE LAW.** You agree to comply with all applicable local, international and national laws and regulations and with U.S. Export Administration Regulations, as they apply to the subject matter of this Agreement. This Agreement is governed by the laws of the State of California, excluding California's choice of law rules.

**3. CONTRACTING PARTIES.** If the Materials are downloaded on any computer owned by a corporation or other legal entity, then this Agreement is formed by and between QTI and such entity. The individual accepting the terms of this Agreement represents and warrants to QTI that they have the authority to bind such entity to the terms and conditions of this Agreement.

**4. MISCELLANEOUS PROVISIONS.** This Agreement, together with all exhibits attached hereto, which are incorporated herein by this reference, constitutes the entire agreement between QTI and You and supersedes all prior negotiations, representations and agreements between the parties with respect to the subject matter hereof. No addition or modification of this Agreement shall be effective unless made in writing and signed by the respective representatives of QTI and You. The restrictions, limitations, exclusions and conditions set forth in this Agreement shall apply even if QTI or any of its affiliates becomes aware of or fails to act in a manner to address any violation or failure to comply therewith. You hereby acknowledge and agree that the restrictions, limitations, conditions and exclusions imposed in this Agreement on the rights granted in this Agreement are not a derogation of the benefits of such rights. You further acknowledges that, in the absence of such restrictions, limitations, conditions and exclusions, QTI would not have entered into this Agreement with You. Each party shall be responsible for and shall bear its own expenses in connection with this Agreement. If any of the provisions of this Agreement are determined to be invalid, illegal, or otherwise unenforceable, the remaining provisions shall remain in full force and effect. This Agreement is entered into solely in the English language, and if for any reason any other language version is prepared by any party, it shall be solely for convenience and the English version shall govern and control all aspects. If You are located in the province of Quebec, Canada, the following applies: The Parties hereby confirm they have requested this Agreement and all related documents be prepared in English.