EXPT NO.: DESIGN OF HALF ADDER AND FULL ADDER

DATE :

AIM:


To design and simulate half adder and full adder verify the truth table using logic gates.

Tools Used:

LTSPice

LOGIC DIAGRAM:

HALF ADDER




TRUTH TABLE:

Α	В	CARRY	SUM
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

LOGIC DIAGRAM:

FULL ADDER

FULL ADDER USING TWO HALF ADDER



TRUTH TABLE:

Α	В	С	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

PROCEEDURE:

RESULT: