EXPT NO. :1 <u>STUDY OF LOGIC GATES</u>

AIM:

To study about logic gates and verify their truth tables.

APPARATUS REQUIRED:

SL No.	COMPONENT	SPECIFICATION	QTY
1.	AND GATE	IC 7408	1
2.	OR GATE	IC 7432	1
3.	NOT GATE	IC 7404	1
4.	NAND GATE 2 I/P	IC 7400	1
5.	NOR GATE	IC 7402	1
6.	X-OR GATE	IC 7486	1
7.	NAND GATE 3 I/P	IC 7410	1
8.	IC TRAINER KIT	-	1

THEORY:

Circuit that takes the logical decision and the process are called logic gates. Each gate has one or more input and only one output.

OR, AND and NOT are basic gates. NAND and NOR are known as universal gates. Basic gates form from these gates.

AND GATE:

The AND gate performs a logical multiplication commonly known as AND function. The output is high when both the inputs are high. The output is low level when any one of the input is low.

OR GATE:

The OR gate performs a logical addition commonly known as OR function. The output is high when any one of the input is high. The output is low level when both the inputs are low.

NOT GATE:

The NOT gate is called an inverter. The output is high when the input is low. The output is low when the input is high.

NAND GATE:

The NAND gate is a contraction of AND-NOT. The output is high when both inputs are low and any one of the input is low. The output is low level when both inputs are high.

NOR GATE:

The NOR gate is a contraction of OR-NOT. The output is high when both inputs are low. The output is low when one or both inputs are high.

XOR GATE:


The output is high when any one of the input is high. The output is low when both the inputs are low and both the inputs are high.

PROCEDURE:

- (i) Connections are given as per circuit diagram.
- (ii) Logical inputs are given.
- (iii) Observe the output and verify the truth table.

AND GATE:


SYMBOL:



TRUTH TABLE


А	В	A.B
0	0	0
0	1	0
1	0	0
1	1	1

PIN DIAGRAM:



OR GATE:

SYMBOL:



TRUTH TABLE

А	В	A+B
0	0	0
0	1	1
1	0	1
1	1	1

NOT GATE:


SYMBOL:




TRUTH TABLE:

Α	A
0	1
1	0

PIN DIAGRAM:



PIN DIAGRAM:



X-OR GATE:

SYMBOL:

$$\begin{array}{c} A \\ B \end{array} \longrightarrow \begin{array}{c} Y = \overline{AB} + A\overline{B} \end{array}$$

TRUTH TABLE:

Α	В	AB + AB
0	0	0
0	1	1
1	0	1
1	1	0

2-INPUT NAND GATE:

SYMBOL:




TRUTH TABLE


А	В	A•B
0	0	1
0	1	1
1	0	1
1	1	0

3-INPUT NAND GATE:


PIN DIAGRAM:



PIN DIAGRAM:



SYMBOL:




TRUTH TABLE

Α	В	С	A.B.C
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

NOR GATE:


SYMBOL:




TRUTH TABLE

А	В	A+B
0	0	1
0	1	1
1	0	1
1	1	0

PIN DIAGRAM:



PIN DIAGRAM:



RESULT: