

Paris-Saclay University

A2 : Embedded Electronic Systems

**Heterogeneous architecture for Big Data algorithms  
Final presentation**

Presented by:

DOU Yuhan

FORCIOLI Quentin

GHAOUI Mohamed Anis

TERRACHER Audrey

2020 February 03

# TEAM

- **Software:**

- DOU Yuhan
- TERRACHER Audrey

- **Hardware:**



- FORCIOLI QUENTIN

- **HLS and lead :**


- GHAOUI Mohamed Anis

**Objective : Complete a full development cycle**

# Our approach and algorithms chosen




**K-Means**




**BMM**

**PCA/SVD**



**Pi Estimator**





**Pearson correlation**

# Software – PC Implementation

BMM	M	P	N	blocksize	temps (us)
	40	25	30	3	73
	250	470	316	3	97875
	250	470	316	7	70285
	1000	500	200	15	172542
Pi Estimator	nb d'itérations				
	1000				77
	10000				467
	100000				4773
	1000000				44501
K-Means	K (clusters)	D (dimension)	N (nb données)	Itération	
	3	4	150	20	9577
	20	2	3000	20	30049
	16	32	1024	20	92520
Pearson	row		col		
	10		2		62
PCA	ligne		colonne		
	10		2		72
SVD	ligne		colonne		
	13		7		6
	30		35		44
	100		200		978

# Software – ARM Implementation

## Blocks design



## Report

Tcl ConsoleLogReportsDesign RunsPowerTiming

Q⏏⏏⏏⏏⏏»

Q⏏⏏Clock Summary

General Information

Timer Settings

Design Timing Summary

Clock Summary (1)

Name	Waveform	Period (ns)	Frequency (MHz)
clk_fpga_0	{0.000 5.000}	10.000	100.000

Log	Reports	Design Runs	Power	Timing	Utilization				
Hierarchy									
Name	Slice LUTs (53200)	Slice Registers (106400)	Slice (13300)	LUT as Logic (53200)	LUT as Memory (17400)	Block RAM Tile (140)	PHY_CONTROL (4)	BUFIO (16)	
sign_algorithms_ARM_wrapper	1.25%	0.66%	1.92%	1.14%	0.34%	0.66%	100.00%	3.13%	
design_algorithms_ARM_i (des	1.25%	0.66%	1.92%	1.14%	0.34%	0.66%	0.00%	3.13%	
axi_timer_0 (design_algorith	0.55%	0.23%	0.77%	0.55%	0.00%	0.23%	0.00%	0.00%	
processing_system7_0 (des	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	0.00%	3.13%	
ps7_0_axi_periph (design_e	0.66%	0.40%	1.16%	0.55%	0.34%	0.40%	0.00%	0.00%	
rst_ps7_0_100M (design_al	0.03%	0.03%	0.09%	0.03%	<0.01%	0.03%	0.00%	0.00%	

# Software – ARM Implementation


## Design on Vivado SDK

### 1/ Tools Chain : Xilinx ARM v7 GNU Toolchain

Generator : GNU make

### 2/ Modification of heap and stack sizes :

1 KB (default) → 250 MB



# Software – ARM Implementation

Bloc-Matrix-Multiplication	M	P	N	bloccsize	nb de cycles	temps (µs)
	40	25	30	3	1694524	5088. 66066
	250	470	316	3	2045606949	6142963. 81081
	250	470	316	7	1740020211	5225285. 91892
	1000	500	200	15	4428594020	13299081. 14114
PiEstimator	nb d'itération				nb de cycles	temps (µs)
	1000				69204	207. 81982
	10000				674408	2025. 24925
	100000				6867433	20622. 92192
	1000000				68545278	205841. 67586
K-means	K (clusters)	D (dimension)	N (nb données)	Itération	nb de cycles	temps (µs)
	3	4	150	20	3729634	11200. 10210
	20	2	3000	20	265058761	795972. 25526
	16	32	1024	20	860685779	2584641. 97898
Pearson	row (nb données)		col (dimension)		nb de cycles	temps (µs)
	10		2		20869	62. 66976
	50		4		244682	734. 78078
	200		10		3627683	10893. 94294
PCA	ligne		colonne		nb de cycles	temps (µs)
	10		2		5680	17. 05706
	50		4		52591	157. 93093
	200		10		2992348	8986. 03003
SVD	ligne		colonne		nb de cycles	temps (µs)
	13		7		215159	646. 12312
	30		35		6042542	18145. 77177
	100		200		666164879	2000495. 13213

# Software – ARM Implementation

## Software optimization

### Three main aspects :


1/ branches delays

2/ use of cache

3/ data dependencies

### Optimization options for GNU :

- O0 : no optimization
- O1 : optimization on branches
- O2 : optimization at the registers and instruction level
- O3 : optimization at the highest level (eSIMD vectorization , “inline”...)
- Os : optimization on code size





# Software – ARM Implementation

## Code size (segmentation “text”)



<b>Bloc-Matrix-Multiplication</b>	<b>ordre</b>	<b>optimisation</b>	<b>text</b>
	ijk	-O0	<b>58716</b>
	ikj	-O0	<b>58716</b>
	ikj	-O1	<b>58412</b>
	ikj	-O2	<b>58328</b>
	ikj	-O3	<b>59352</b>
	ikj	-Os	<b>58260</b>
<b>K-means</b>		<b>optimisation</b>	<b>text</b>
		-O0	<b>63104</b>
		-O1	<b>58792</b>
		-O2	<b>58764</b>
		-O3	<b>59324</b>
		-Os	<b>58628</b>
<b>Pearson</b>		<b>optimisation</b>	<b>text</b>
		-O0	<b>59244</b>
		-O1	<b>58548</b>
		-O2	<b>58560</b>
		-O3	<b>61400</b>
		-Os	<b>58436</b>

## Execution times

<b>M</b>	<b>N</b>	<b>P</b>	<b>blocsize</b>	<b>cycles</b>	<b>temps (µs)</b>
1000	500	200	15	<b>4428594020</b>	13299081.14114
1000	500	200	15	<b>3822785564</b>	<b>11479836.52853</b>
1000	500	200	15	<b>531048961</b>	<b>1594741.62462</b>
1000	500	200	15	<b>564442618</b>	<b>1695022.87688</b>
1000	500	200	15	<b>545292506</b>	<b>1637515.03303</b>
1000	500	200	15	<b>809730905</b>	<b>2431624.33934</b>
<b>K</b>	<b>D</b>	<b>N</b>	<b>Itération</b>	<b>cycles</b>	<b>temps (µs)</b>
16	32	1024	20	<b>860685779</b>	<b>2584641.97898</b>
16	32	1024	20	<b>123736936</b>	<b>371582.39039</b>
16	32	1024	20	<b>138956312</b>	<b>417286.22222</b>
16	32	1024	20	<b>139265209</b>	<b>418213.84084</b>
16	32	1024	20	<b>149756615</b>	<b>449719.56456</b>
<b>row (nb données)</b>		<b>col (dimension)</b>		<b>cycles</b>	<b>temps (µs)</b>
200		10		<b>3627683</b>	<b>10893.94294</b>
200		10		<b>695048</b>	<b>2087.23123</b>
200		10		<b>688131</b>	<b>2066.45946</b>
200		10		<b>617540</b>	<b>1854.47447</b>
200		10		<b>805517</b>	<b>2418.96997</b>

# Software – Microblaze Implementation

## Blocks design



## Report

Log Reports Design Runs Power DRC Methodology Timing Utilization

Clock Summary

Name	Waveform	Period (ns)	Frequency (MHz)
clk_fpga_0	{0.000 5.000}	10.000	100.000
> design_mb_i/clk_wiz_0/inst/clk_in	{0.000 5.000}	10.000	100.000
design_mb_i/mdm_1/U0/Use_E2.I	{0.000 16.667}	33.333	30.000
design_mb_i/mdm_1/U0/Use_E2.I	{0.000 16.667}	33.333	30.000

Utilization

Name	Slice LUTs (53200)	Slice Registers (106400)	F7 Muxes (26600)	Slice (13300)	LUT as Logic (53200)	LUT as Memory (17400)	Block RAM Tile (140)	DSPs (220)
design_mb_wrapper	5390	6314	35	2264	4685	705	6314	6
design_mb_i (design_mb)	5390	6314	35	2264	4685	705	6314	6
axi_interconnect_0 (desig	86	123	0	44	86	0	0	0
axi_mem_intercon (desig	2288	3520	0	1109	1939	349	0	0
axi_timer_0 (design_mb)	202	240	0	100	202	0	0	0

# Software – Microblaze Implementation

## Design on Vivado SDK

### 1/ Changes in libraries and functions used for timing :



xtime\_l.h for ARM Implementation

xtmrctr.h for Microblaze Implementation

### 2/ Several bugs launching FPGA programming.

```
Console | Tasks | SDK Terminal | Problems | Executables
<terminated> GDB Debugger on Local [Xilinx C/C++ Application (GDB)] aarch64-none-elf-gdb (8.2)
GNU gdb (Linaro GDB 2019.03) 8.2
Copyright (C) 2018 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Type "show copying" and "show warranty" for details.
This GDB was configured as "--host=x86_64-w64-mingw32 --target=aarch64-none-elf".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
<http://www.gnu.org/software/gdb/bugs/>.
Find the GDB manual and other documentation resources online at:
<http://www.gnu.org/software/gdb/documentation/>.

For help, type "help".
Type "apropos word" to search for commands related to "word".
warning: Can not parse XML target description; XML support was disabled at compile time
No symbol table is loaded. Use the "file" command.
```





# High – Level Synthesis


- 1) Reanalyse the algorithms
- 2) Directive usage to infer RTL blocks
- 3) Implement Axi/Axilite interfaces
- 4) Manage and reshape memory
- 5) Automated material optimisations

# High – Level Synthesis



## Control sequence conversion :



- **AXI/lite Interface directives :**
- Top-Level function : BUS CONTROL
- Inputs
- Outputs
- Addresses managed by the CPU




# High – Level Synthesis



# High – Level Synthesis : scheduler

- Analyse dependencies
- Minimise Initialisation interval
- Respect timing and FPGA resources limits
- If necessary : reshape the arrays



# High – Level Synthesis : Synthesis

## - Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00	8.750	1.25

## - Latency (clock cycles)

### - Summary

Latency		Interval		
min	max	min	max	Type
127427	129027	127427	129027	none

### - Detail

#### + Instance

#### - Loop


	Latency		Initiation Interval				
Loop Name	min	max	Iteration Latency	achieved	target	Trip Count	Pipelined
- memcpy.X.in_X	129	129	3	1	1	128	yes
- memcpy.Y.in_Y	129	129	3	1	1	128	yes
- memcpy.X_prot.in_X_prot	5	5	2	1	1	4	yes
- memcpy.Y_prot.in_Y_prot	5	5	2	1	1	4	yes
- Loop 5	126990	128590	12699 ~ 12859	-	-	10	no
+ classify_by_data	9088	9088	71	-	-	128	no
++ classify_by_center	68	68	17	-	-	4	no
+ centers_loop	3608	3768	902 ~ 942	-	-	4	no
++ clustering	896	896	7	-	-	128	no
- memcpy.out_cluster.cluster.gep	129	129	3	1	1	128	yes

- Not always necessary/possible to pipeline all the loops
- HLS must respect time constraints
- Optimisation can be very time/resource costly



# Architecture exploration

- First design used by the SW team
- 2nd design using BRAM
- 3rd design with BRAM and HLS IP (still in development)



```
COM5 - PuTTY
micro:message 7000141204
micro:message 7333478798
micro:message 7666816438
micro:message 8000153990
micro:message 8333491481
micro:message 8666828962
micro:message 9000166514
micro:message 9333504066
micro:message 9666841484
micro:message 10000178971
micro:message 10333516457
micro:message 10666854277
micro:message 11000191951
micro:message 11333529787
micro:message 11666867731
micro:message 12000205489
micro:message 12333543099
micro:message 12666880751
micro:message 13000218617
micro:message 13333556163
micro:message 13666893818
micro:message 14000231620
micro:message 14333569317
```

# Interfacing Zynq to HLS IP

- Using ACP port => Cache coherency
- Having different clock domain


Clock Configuration

DDR Configuration

SMC Timing Calculation



Interrupts

> HP Slave AXI Interface		
▼ ACP Slave AXI Interface		
S AXI ACP Interface	<input checked="" type="checkbox"/>	Enables AXI coherent 64-bit slave interface
Tie off AxUSER	<input checked="" type="checkbox"/>	Tie off AxUSER signals to high, enabling coherency when allowed by Ax
> DMA Controller		
> PS-PL Cross Trigger interface		
	<input type="checkbox"/>	Enables PL cross trigger signals to PS and vice-versa



# Timings-guided clock improvement

- Using Timing report to increase HLS clock frequency
- Using more performance-oriented placement and synthesis strategies



✓ synth_1 (active)	constrs_1	synth_design Complete!									0	0	0.0	0	0
✓ impl_1 (active)	constrs_1	phys_opt_design (Post-Route) Complete!	0.007	0.000	0.018	0.000	0.000	2.018	0						
✓ impl_2	constrs_1	route_design Complete, Failed Timing!	-0.143	-0.733	0.013	0.000	0.000	2.014	0	8706	12816	13.5	0	10	
✓ impl_3	constrs_1	route_design Complete, Failed Timing!	-0.083	-0.240	0.052	0.000	0.000	2.022	0	8705	12816	13.5	0	10	
✓ impl_4	constrs_1	route_design Complete, Failed Timing!	-0.106	-0.164	0.051	0.000	0.000	2.014	0	8705	12816	13.5	0	10	
✓ synth_2	constrs_1	synth_design Complete!								0	0	0.0	0	0	
✓ impl_5	constrs_1	route_design Complete, Failed Timing!	-0.106	-0.164	0.051	0.000	0.000	2.014	0	8705	12816	13.5	0	10	



# Performances

- First time @ 100MHZ
- Test on MUL64:
  - AXI@180MHZ
  - HLS@131MHZ
  - Acceleration : **320%**

IP	HW time (μs)	SW time (μs)	Improved clock	Improve HW times (μs)	Best acceleration
mul64	10280	26132	130MHZ	7042	<b>271%</b>
mul32	2412	3282	125 MHZ	1810	81%
pearson	32	5	115 MHZ	21	<b>-74%</b>
kmeans	1297	1527	120MHZ	1082	41%

# Future improvements

- Using interruption instead of polling
- A microblaze handles every task involving IP
- Multi-microblazes multi-IPs.



# Conclusion

- 6 Algorithms implemented and tested
  - 3 IP conceived and implemented
  - Multi-clock periods for a heterogeneous functioning
  - Development method is satisfying with room for improvement
  - Set up the usage of automated development tools
  - Develop multi-microblazes multi-Ips
  - Maximise board usages
- 
- **Completed a full development cycle : objective achieved**

## Conclusion

**Thank you for you attention**