

Single purpose processor design for GCD computation.

Anisha Sharma

School of Computing and Electrical Engineering, IIT Mandi,
Himachal Pradesh, India.
b20029@students.iitmandi.ac.in

I. ABSTRACT

The Aim of the Experiment is to design a Custom Single purpose processor for GCD computation by first creating algorithm diagram and then convert algorithm to “complex” state machine known as FSM and then finally creating the Datapath and Controller . .

Index Terms = Embedded , Datapath , Controller, GCD , FSM .

II. INTRODUCTION AND HIGHLIGHTS OF CONTRIBUTION

A single-purpose processor is a digital system intended to solve a specific computation task. While a manufacturer builds a standard single-purpose processor for use in a variety of applications, we build a custom single purpose processor to execute a specific task within our embedded system. First, performance may be fast, due to fewer clock cycles resulting from a customized datapath, and due to shorter clock cycles resulting from simpler functional units, less multiplexors, or simpler control logic. Second, size may be small, due to a simpler datapath and no program memory. In fact, the processor may be faster and smaller than a standard one implementing the same functionality, since we can optimize the implementation for our particular task. It has a Controller and a Dtpath .




Fig. 1: Controller and Datapath

Here , we are computing a Greatest Common Divisor . It have xi and yi as inputs and di as outputs . The output should represent the GCD of the inputs. Thus, if the inputs are 12 and 8, the output should be 4. If the inputs are 13 and 5, the output should be 1.




Fig. 2: State Diagram

We are now well on our way to designing a custom single-purpose processor that executes the GCD program. Our next step is to divide the functionality into a datapath part and a controller part, as shown in Figure 4.4. The datapath part should consist of an interconnection of combinational and sequential components. The controller part should consist of a basic state diagram, i.e., one containing only boolean actions and conditions. We construct the datapath through a four-step process:-

1. First, we create a register for any declared variable. In the example, these are x and y.
2. Second, we create a functional unit for each arithmetic

operation in the state diagram. In the example, there are two subtractions, one comparison for less than, and one comparison for inequality, yielding two subtractors and two comparators

3. Third, we connect the ports, registers and functional units. For each write to a variable in the state diagram, we draw a connection from the write's source (an input port, a functional unit, or another register) to the variable's register.

4. Finally, we create a unique identifier for each control input and output of the datapath components.




Fig. 3: After splitting into a controller and a datapath.

Now that we have a complete datapath, we can build a state diagram for our controller. The state diagram has the same structure as the complex state diagram. However, we replace complex actions and conditions by boolean ones, making use of our datapath. We replace every variable write by actions that set the select signals of the multiplexor in front of the variable's register's such that the write's source passes through, and we assert the load signal of that register. We replace every logical operation in a condition by the corresponding functional unit control output. We can then complete the controller design by implementing the state diagram using our sequential design technique .

III. IMPLEMENTED HARDWARE ARCHITECTURE AND DISCRPTION




Fig. 4: Schematic of the Datapath




Fig. 5: Schematic of the Controller




Fig. 6: Schematic of the GCD

IV. DESIGN FLOW ADOPTED IN THE EXPERIMENT:-

A. Verilog Code of the Components of GCD :-

```

Project Summary x gcd.v x datapath.v x mux.v x register.v x controller.v x gcd_tb.v x
C:/Users/Admin/project_4/project_4.srscs/sources_1/new/datapath.v

1 timescale 1ns / 1ps
2
3 module datapath(
4     input clk, reset, x_sel, y_sel, x_load, y_load, gcd_load,
5     input [31:0]a, b,
6     output reg eq_flag, if_flag,
7     output [31:0]gcd
8 );
9 // wire [31:0] gcd;
10 //reg eq_flag, if_flag;
11 wire [31:0] x_regout;
12 wire [31:0] y_regout;
13 wire [31:0] xmux_out, ymux_out;
14 wire [31:0] x_temp, y_temp;
15
16 mux x_mux(                                //mux for X
17     .sel(x_sel),
18     .in0(x_temp), .in1(a), .mux_out(xmux_out)
19 );
20
21 mux y_mux(                                // mux for Y
22     .sel(y_sel),
23     .in0(y_temp), .in1(b), .mux_out(ymux_out)
24 );
25
26 register x_reg(
27     .clk(clk),
28     .reset(reset),
29     .load(x_load),
30     .data(xmux_out), .out(x_regout)
31 );

```

```

32
33
34
35
36
37
38
39 register gcd_reg(
40     .clk(clk),
41     .reset(reset),
42     .load(gcd_load),
43     .data(x_regout), .out(gcd)
44 );
45 assign x_temp = x_regout - y_regout;
46 assign y_temp = y_regout - x_regout;
47 always@(x_regout or y_regout)
48 begin
49     if((x_regout == y_regout) & (reset == 1'b0))
50     begin
51         $display("eq_flag set");
52         eq_flag <= 1'b1;
53     end
54     else
55     begin
56         $display("eq_flag not set");
57         eq_flag <= 1'b0;
58     end
59 end
60 always@(x_regout or y_regout)
61 begin
62     if(x_regout < y_regout) // Including a reset condition check might be needed
63     begin
64         $display("if_flag set");
65         if_flag <= 1'b1;
66     end
67     else
68         if_flag <= 1'b0;
69 end

```

Fig. 7: Verilog Code of the Datapath of the GCD

```

C:/Users/Admin/project_4/project_4.srscs/sources_1/new/controller.v

1 timescale 1ns / 1ps
2
3 module controller(
4     input clk,
5     input reset,
6     input eq_flag,
7     input if_flag,
8     output reg done,
9     output reg x_load,
10    output reg y_load,
11    output reg x_sel,
12    output reg y_sel,
13    output reg gcd_load
14 );
15
16 reg [3:0]present_state, next_state;
17 parameter start = 1,
18         in = 2,
19         test = 3,
20         test2 = 4,
21         update1 = 5,
22         update2 = 6,
23         stop = 7;
24 always@(posedge clk or posedge reset)
25 begin
26     if(reset)
27     begin
28         present_state <= start;
29         next_state <= start;
30         done <= 0;
31         $display("during reset");

```

```

32
33 end
34 else(next_state)
35 case(next_state)
36 start: begin
37     next_state <= in;
38     $display("next state is test");
39 end
40 test: begin
41     x_sel <= 1'b0;
42     y_sel <= 1'b0;
43     x_load <= 1'b0;
44     y_load <= 1'b0;
45     //if( eq_flag == 1'b1)
46     // next_state <= done;
47     //else
48     next_state <= test2;
49 end
50 test2: begin
51     x_sel <= 1'b0;
52     y_sel <= 1'b0;
53     x_load <= 1'b0;
54     y_load <= 1'b0;
55     if( eq_flag == 1'b1)
56     next_state <= stop;
57     else if( if_flag == 1'b1)
58     next_state <= update1;
59     else
60     next_state <= update2;
61 end

```

```

60
61 end
62 update2: begin
63     // y = y - x;
64     x_load <= 1'b1;
65     y_load <= 1'b0;
66     x_sel <= 1'b0;
67     next_state <= test;
68     $display("update1");
69 end
70 update1: begin
71     y_load <= 1'b1;
72     x_load <= 1'b0;
73     y_sel <= 1'b0;
74     next_state <= test;
75 end
76 in: begin
77     x_sel <= 1'b1; y_sel <= 1'b1;
78     x_load <= 1'b1; y_load <= 1'b1;
79     if( eq_flag == 1'b1)
80     next_state <= stop;
81     else
82     next_state <= test;
83 end
84 stop: begin
85     gcd_load <= 1'b1;
86     done <= 1;
87     next_state <= stop;
88 end
89 endcase
90 end

```

Fig. 8: Verilog Code of the Controller

```

1 `timescale 1ns / 1ps
2
3 module mux(
4     input sel,
5     input [31:0] in0, in1,
6     output [31:0] mux_out
7 );
8
9 assign mux_out = (sel==0) ? in0 : in1;
10
11 endmodule
12
13

```

Fig. 9: Verilog Code of the 2x1 Multiplexar

```

1 `timescale 1ns / 1ps
2
3 module register(
4     input clk,
5     input reset,
6     input load,
7     input [31:0] data,
8     output reg [31:0] out
9 );
10 //reg [31:0] out;
11 always@(posedge clk)
12 begin
13     if(reset == 1'b1) begin
14         out <= 0;
15     end else if(load == 1'b1) begin
16         out <= data;
17     end else begin
18         out <= out;
19     end
20 end
21
22 endmodule
23
24

```

Fig. 10: Verilog Code of the Register

```

1 `timescale 1ns / 1ps
2
3 module gcd(
4     input [31:0] num1, num2,
5     output [31:0] gcd_out,
6     output reg DONE,
7     input clk, reset
8 );
9
10 wire xsel, ysel, xload, yload, gcdload, eqflag, ifflag;
11 wire done;
12
13 datapath d1(.clk(clk), .reset(reset), .x_sel(xsel), .y_sel(ysel), .x_load(xload),
14     .y_load(yload), .gcd_load(gcdload),
15     .a(num1), .b(num2), .eq_flag(eqflag), .if_flag(ifflag),
16     .gcd(gcd_out));
17
18 controller c1(.clk(clk),
19     .reset(reset),
20     .eq_flag(eqflag),
21     .if_flag(ifflag),
22     .done(done),
23     .x_load(xload),
24     .y_load(yload),
25     .x_sel(xsel),
26     .y_sel(ysel),
27     .gcd_load(gcdload));
28
29 always @(posedge clk) begin
30     DONE <= done;
31 end

```

Fig. 11: Verilog Code of the GCD which includes both datapath and Controller

```

1 module gcd_tb;
2     reg [31:0] num1;
3     reg [31:0] num2;
4     reg clk;
5     reg reset;
6     wire [31:0] gcd_out;
7     wire done;
8     gcd uut (.num1(num1), .num2(num2), .gcd_out(gcd_out), .DONE(done), .clk(clk), .reset(reset));
9
10    initial begin
11        num1 = 32'd10; num2 = 32'd7;
12        clk = 0;
13        reset = 1;
14    end
15
16    always
17        #10 clk = ~clk;
18
19    initial begin
20        #3000;
21        $finish;
22    end
23
24    initial begin
25        #80; reset = 0; #1000 reset = 1; #20 reset = 0; #1000 reset = 1; #20 reset = 0;
26    end
27
28    initial begin
29        #30;
30        num1 = 32'd10; num2 = 32'd7;
31        #1000
32        num1 = 32'd21; num2 = 32'd1;
33        #1000
34        num1 = 32'd91; num2 = 32'd79;
35    end
36
37 endmodule

```

Fig. 12: Testbench of GCD

If we talk about the logic flow then as we can see from the code of Datapath ,many components like Multiplexars , Registers , Subtractors , Comparators are used and their code is instantiated .

As we cans see from the state diagram , after goi signal becomes high value of xi and yi is load into the registers through multiplexars according to their select line . Now , these x and y input goes to comparator which creates the signal xlt y (x is less than y) and xng y (x is not equal to y) so that we can decide x-y is done or y-x and then this value is feedback to one of the inputs of multiplexars untill x becomes equal to y .

V. EXPERIMENTAL RESULTS AND DISCUSSIONS

A. Simulations of the GCD:-




Fig. 13: Simulations of the GCD

Timing Analysis

Name	Slack	W	Levels	Routes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock
Path 1	∞	2	2	2	2	DONE_regC	DONE	3.250	2.667	0.584	∞	
Path 2	∞	2	2	2	2	dtipcd_regout_reg010C	gcd_out[0]	3.250	2.667	0.584	∞	
Path 3	∞	2	2	2	2	dtipcd_regout_reg101C	gcd_out[10]	3.250	2.667	0.584	∞	
Path 4	∞	2	2	2	2	dtipcd_regout_reg110C	gcd_out[11]	3.250	2.667	0.584	∞	
Path 5	∞	2	2	2	2	dtipcd_regout_reg120C	gcd_out[12]	3.250	2.667	0.584	∞	
Path 6	∞	2	2	2	2	dtipcd_regout_reg130C	gcd_out[13]	3.250	2.667	0.584	∞	
Path 7	∞	2	2	2	2	dtipcd_regout_reg140C	gcd_out[14]	3.250	2.667	0.584	∞	
Path 8	∞	2	2	2	2	dtipcd_regout_reg150C	gcd_out[15]	3.250	2.667	0.584	∞	
Path 9	∞	2	2	2	2	dtipcd_regout_reg160C	gcd_out[16]	3.250	2.667	0.584	∞	
Path 10	∞	2	2	2	2	dtipcd_regout_reg170C	gcd_out[17]	3.250	2.667	0.584	∞	

Fig. 14: Setup Time

So , Total Delay for Setup is 3.250 .
 Logic Delay = 2.667
 Net Delay = 0.584

Name	Slack	Levels	Nodes	High Fanout	From	To	Total Delay	Logic Delay	Net Delay	Requirement	Sta
% Path 11	=	1	1	2	c1down_regC	DONE_regD	0.207	0.100	0.107	=	
% Path 12	=	1	1	6	d1h_regout_reg219C	d1tpcd_regout_reg219D	0.215	0.100	0.115	=	
% Path 13	=	1	1	7	d1h_regout_reg29C	d1tpcd_regout_reg29D	0.217	0.100	0.117	=	
% Path 14	=	1	1	7	d1h_regout_reg109C	d1tpcd_regout_reg109D	0.217	0.100	0.117	=	
% Path 15	=	1	1	7	d1h_regout_reg119C	d1tpcd_regout_reg119D	0.217	0.100	0.117	=	
% Path 16	=	1	1	7	d1h_regout_reg129C	d1tpcd_regout_reg129D	0.217	0.100	0.117	=	
% Path 17	=	1	1	7	d1h_regout_reg139C	d1tpcd_regout_reg139D	0.217	0.100	0.117	=	
% Path 18	=	1	1	7	d1h_regout_reg149C	d1tpcd_regout_reg149D	0.217	0.100	0.117	=	
% Path 19	=	1	1	7	d1h_regout_reg159C	d1tpcd_regout_reg159D	0.217	0.100	0.117	=	
% Path 20	=	1	1	7	d1h_regout_reg169C	d1tpcd_regout_reg169D	0.217	0.100	0.117	=	

Fig. 15: Hold Time

So , Total Delay for Hold is 0.207 .
 Logic Delay = 0.1
 Net Delay = 0.107

VI. CONCLUSIONS

1. By writing simple codes of multiplexer and register and comparators , we can write verilog code of GCD's Datapath and Controller by instantiating them .
- 2 . Schematic Diagram of the GCD is aslo easily provided .
- 3 . Simulations of the GCD is also given by writing its testbench code and as we can see by simulations it is giving correct result (GCD of 3 and 5 is 1 only) .

VII. REFERENCES

1. Embedded System Design book by Frank Vahid and Tony Givargis