
Given:

NOT gate: 2ns

AND gate: +NS

ORgate:



ext: Mux delay: NOT+ AND+. OR

= 201 + 4 MI + 4 MJ

- 1018

(1) Registers.

O wading (storing data)

Delay path: Input to latch

Delay = Invertor + AND + AND + MUX + MOX + MUX + Latch.

2ns + 4ns + 4ns + 10ns + 10ns + 10ns

@ Dumping (Retrieving).

Inveder + AND + AND + MUX+MUX - Tristate buffer

218+419+411 + 10ne + 10ne + 10ne + 134 15

NAUX ALU

Delay: mar (AND, XDR, NOT, DR gotes) + MUX + Latch (841)

4ns + 10nsx3 + 4ns = 38 ns.

FSM:

MUN + Cotch + NOT+ AND+ MUX + latch + NOT

AKIONS + UNS + UNS + 4N + 4KIONS + 4NS + 2NS

1 mv - 0,16,9

0 - Din lo Bus : Register Dumping : 34ns

1 - Bus to JR : Register storing : nons

6 - Ry ho. Bus: Dumping .. : 31ns.

9 - Ris to Rr: stormag: 40ns.

AFSM : 9613

MUX : 38 n.S

Total: 34+40+34+40+96+38 ns = 282ns.

2 mv1 _ 0,1,2,3.

similar homv: Delay: 282 ns [2x(Dumping & shoring)]

3 Operations - 0,1,4,5,6,7,89
(Others).

Dielay = Date + Register + Date + Date + Dieta + AW + Date + Date Duming only Duming only Duming only Duming

= 4x34n1 f 3x40n1 + 38n9

- 294 NS

Total Delay = 96 ms + 38 ms + 29 4 ms

= 428 ns.