


Given:

NOT gate : 2ns
 AND gate : 4ns
 OR gate : 4ns
 wires : na.



$$\begin{aligned} \text{2x1 Mux delay} &= \text{NOT} + \text{AND} + \text{OR} \\ &= 2\text{ns} + 4\text{ns} + 4\text{ns} \\ &= 10\text{ns} \end{aligned}$$

① Registers

① Loading (storing data)

Delay path: Input to latch

$$\begin{aligned} \text{Delay} &= \text{Inverter} + \text{AND} + \text{AND} + \text{MUX} + \text{MUX} + \text{MUX} + \text{Latch} \\ &= 2\text{ns} + 4\text{ns} + 4\text{ns} + 10\text{ns} + 10\text{ns} + 10\text{ns} = 40\text{ns} \end{aligned}$$

② Dumping (Retrieving)

$$\begin{aligned} \text{Delay} &= \text{Inverter} + \text{AND} + \text{AND} + \text{MUX} + \text{MUX} + \text{Tristate buffer} \\ &= 2\text{ns} + 4\text{ns} + 4\text{ns} + 10\text{ns} + 10\text{ns} = 30\text{ns} \end{aligned}$$

② ALU

$$\begin{aligned} \text{Delay} &= \max(\text{AND}, \text{XOR}, \text{NOT}, \text{OR gates}) + \text{MUX} + \text{latch} \\ &= 4\text{ns} + 10\text{ns} \times 3 + 4\text{ns} = 38\text{ns} \end{aligned}$$

③ FSM:

$$\begin{aligned} \text{Delay} &= \text{MUX} + \text{latch} + \text{NOT} + \text{AND} + \text{MUX} + \text{latch} + \text{NOT} \\ &= 4 \times 10\text{ns} + 4\text{ns} + 2\text{ns} + 4\text{ns} + 4 \times 10\text{ns} + 4\text{ns} + 2\text{ns} = 98\text{ns} \end{aligned}$$

Processor

① $mv - 0, 1, 6, 9$

0 - Dn to Bus : Register Dumping : $34 ns$

1 - Bus to IR : Register storing : $40 ns$

6 - R_y to Bus : Dumping : $34 ns$

9 - Bus to Lr : storing : $40 ns$

AFSM : $96 ns$

MUX : $38 ns$

Delay Total : $34 + 40 + 34 + 40 + 96 + 38 ns = 282 ns$

② $mvi - 0, 1, 2, 3$

similar to mv : Delay : $282 ns$ $[2 \times (\text{Dumping} + \text{storing})]$

③ Operations - $0, 1, 4, 5, 6, 7, 8, 9$
(Others)

Delay = $\frac{\text{Data Register Dumping}}{\text{Register Storing}} + \frac{\text{Data Dumping}}{\text{Data Storing}} + \frac{\text{Data Dumping}}{\text{Data Storing}} + \text{ALL delay} + \frac{\text{Data Dumping}}{\text{Data Storing}}$

$$= 4 \times 34 ns + 3 \times 40 ns + 38 ns$$

$$= 294 ns$$

Total Delay = $96 ns + 38 ns + 294 ns$

$$= 428 ns$$