



ECE 465

Digital Systems Design

Fall 2025

**Design of Arithmetic Logic Unit using
Reversible Logic Gates**

Anish Ramachandra Jois
Achanta Sasidhar Naga Vital



Motivation

- Traditional ALUs lose information → energy dissipation.
- Reversible logic supports low-power, green computing.
- Essential for nano, quantum, and IoT hardware.
- Key stepping stone toward quantum ALUs.




Problem Statement

- Irreversible logic loses information, so it always wastes some energy.
- Power and thermal limits worsen with scaling.
- Need reversible architectures to minimize energy loss.
- Proposed: Optimized reversible ALU with minimal garbage outputs.

Techniques


- Peres Gate for XOR and partial carry with low hardware cost.
- HNG Gate for full adder with only one gate.
- Fredkin Gate for OR and multiplexing.

Reversible Gates:




Reversible Gates:

Feynman gate performs a bitwise XOR operation on one of its inputs when a control bit is set to 1.




Any reversible logic function can be constructed solely using copies of this single gate type.




Results

- Area is minimal compared to irreversible gate.
- Very low power due to reversible design.
- Less delay as gates are compact.




Results

- ▶ This is full subtractor circuit using irreversible gates.




Results




Results

- ▶ This is the full subtractor circuit with reversible gates.




Results



Results

- ▶ Full adder circuit with irreversible gates.



Results

- Timing summary for full adder with irreversible gates.

The screenshot shows the ISE 14.7 Project Navigator interface. The left pane displays the project hierarchy under 'Design' with a 'full_adder' project selected. The right pane shows the 'ISE Project Navigator' window with the following timing analysis output:

```
=====
Timing constraint: Default path analysis
  Total number of paths / destination ports: 6 / 2
-----
Delay:          5.422ns (Levels of Logic = 3)
  Source:      cin (PAD)
  Destination: s (PAD)

  Data Path: cin to s
  Cell:in->out   fanout   Gate   Delay   Net
  IBUF:I->O           2    1.222   0.845  cin_IBUF (cin_IBUF)
  LUT3:I0->O          1    0.205   0.579  s1 (s_OBUF)
  OBUF:I->O           1    2.571   0.000  s_OBUF (s)


  Total          5.422ns (3.998ns logic, 1.424ns route)
                (73.7% logic, 26.3% route)
=====

Cross Clock Domains Report:
=====

Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.51 secs
```


Results

- ▶ Full adder circuit reversible gates.



Results

- Timing summary for full adder with reversible gates.



Contribution Map Per Group Member

- ▶ • Anish Ramachandra Jois: Gate-level design, Testing, Results.
- ▶ • Achanta Sasidhar Naga Vital: ALU integration, Logic blocks, Documentation.



Conclusion

- Completed an optimized reversible ALU architecture.
- Used Peres, HNG, Fredkin gates for minimal garbage outputs.
- Energy Efficiency.
- Information conservation.
- Power and time delay