

# Unit 2: Basic Computer Architecture

## Unit 4: Assembly Language Programming

## PART-I

# 8085 Microprocessor & Assembly Language Programming with 8085

# Syllabus

- ❖ 8085 Microprocessor Architecture and Operations
  - ✖ Address, Data And Control Buses
  - ✖ Internal Data Operation and Registers
  - ✖ Externally Initiated Operations
  - ✖ Addressing Modes
  - ✖ Memory and Memory Operations
  - ✖ Flag and Flag Register
  - ✖ 8085 Pin Diagram and Functions
  - ✖ Multiplexing and De-multiplexing of address/data bus
  - ✖ Generation of Control Signals

# Introduction to 8085 Microprocessor

- ❖ Intel 8085A (simply 8085) is an 8-bit general-purpose microprocessor introduced by intel in 1977.
- ❖ It can address 64K Byte of memory.
- ❖ It has 40 pins.
- ❖ An 8085 Microprocessor requires a +5V power supply to operate.
- ❖ Its clock speed is about 3 MHz.
- ❖ Intel 8085 is an enhanced version of Intel 8080.

# Important Features of 8085

## 1. BUS:

A bus is a collection of lines, which carries data or programs and perform some logical tasks.

- ❖ The size of a bus indicates the number of lines in it, and hence the number of bits the bus can carry – as one line carries one bit of information.
- ❖ There are three types of buses:

### ✓ Address bus:

- This bus carries the address of a particular location, for a transfer.
- It is unidirectional.
- 16-bit address bus, which can address up to 64KB.
- It is very important to know that the size of the address bus decides the maximum number of locations the processor can address.  
i.e.  $n$ -bit address bus  $2^n$  memory locations.
- The memory address range is from 0000H ... FFFFH.

# Important Features of 8085

## 1. BUS:

### ✓ Data Bus:

- This bus carries the data to be transferred. It is bidirectional.
- 8085 has an 8-bit data bus, which means it can transfer 8-bits in one operation and hence it is called as an 8-bit microprocessor.

### ✓ Control Bus:

- This bus carries the control signals that would cause any kind of an operation. The basic control signals are RD, WR etc.

❖ Together these three buses are called as the **SYSTEM BUS**.

2. This microprocessor is an 8-bit device that receives, operates, or outputs 8-bit information in a simultaneous approach.
3. It can generate 8-bit IO Address hence it can access  $2^8$  I/O Ports i.e. 256 I/O Ports. The I/O Address ranges from 00H ... FFH.
4. This is constructed of a single NMOS chip device and has 6200 transistors.

# Important Features of 8085

5. This microprocessor is available in a DIP package of 40 pins.
6. A 16-bit program counter
7. A 16-bit stack pointer
8. Six 8-bit general purpose registers arranged in pairs:  
**BC, DE, HL**
9. It works on **+5 V power supply**.
10. Its operating frequency is **3 MHz**
11. A total of **246 operational codes** and **74 different instructions** are present.
12. It accepts **5 external hardware interrupts** i.e., **TRAP, RST 7.5, RST 6.5, RST 5.5** and **INTR**.
13. The 8085 microprocessor has **eight software interrupts** from **RST0** through **RST7**.



# Microprocessor-Initiated Operations and 8085 Bus Organization

- ❖ The MPU performs primarily four operations:
  1. Memory Read: Reads data (or instructions) from memory.
  2. Memory Write: Writes data (or instructions) into memory.
  3. I/O Read: Accepts data from input devices.
  4. I/O Write: Sends data to output devices.
- ❖ All these operations are part of the communication process between the MPU and peripheral devices (including memory). To communicate with a peripheral (or a memory location), the MPU needs to perform the following steps:
  - ❑ **Step 1:** Identify the peripheral or the memory location (with its address).
  - ❑ **Step 2:** Transfer binary information (data and instructions).
  - ❑ **Step 3:** Provide timing or synchronization signals.
- ❖ The 8085 MPU performs these functions using three sets of communication lines called buses: the address bus, the data bus, and the control bus, these buses are shown as one group, called the system bus.

# Microprocessor-Initiated Operations and 8085 Bus Organization




Figure: The 8085 Bus Structure

# Microprocessor-Initiated Operations and 8085 Bus Organization

## ❖ ADDRESS BUS

- The address bus is a group of 16 lines generally identified as  $A_0$  to  $A_{15}$ . The address bus is **unidirectional**: bits flow in one direction—from the MPU to peripheral devices. The MPU uses the address bus to perform the first function: identifying a peripheral or a memory location (Step 1).
- In a computer system, each peripheral or memory location is identified by a binary number, called an **address**, and the address bus is used to carry a 16-bit address. This is similar to the postal address of a house.
- A house can be identified by various number schemes. For example, the forty-fifth house in a lane can be identified by the two-digit number 45 or by the four-digit number 0045. The two-digit numbering scheme can identify only a hundred houses, from 00 to 99. On the other hand, the four-digit scheme can identify ten thousand houses, from 0000 to 9999.

# Microprocessor-Initiated Operations and 8085 Bus Organization

## ❖ ADDRESS BUS

- Similarly, the number of address lines of the MPU determines its capacity to identify different memory locations (or peripherals). The 8085 MPU with its 16 address lines is capable of addressing  $2^{16} = 65,536$  (generally known as 64K) memory locations. 1K memory is determined by rounding off 1024 to the nearest thousand; similarly, 65,536 is rounded off to 64,000 as a multiple of 1K.
- Most 8-bit microprocessors have 16 address lines. This may explain why microcomputer systems based on 8-bit microprocessors have 64K memory. However, not every microcomputer system has 64K memory. In fact, most single-board microcomputers have less than 4K of memory, even if the MPU is capable of addressing 64K memory. The number of address lines is arbitrary; it is determined by the designer of a microprocessor based on such considerations as availability of pins and intended applications of the processor. For example, the Intel 8088 processor has 20 and the Pentium processor has 32 address lines.

# Microprocessor-Initiated Operations and 8085 Bus Organization

## ❖ DATA BUS

- The data bus is a group of eight lines used for data flow. These lines are **bidirectional**-data flow in both directions between the MPU and memory and peripheral devices. The MPU uses the data bus to perform the second function: transferring binary information (Step 2).
- The eight data lines enable the MPU to manipulate 8-bit data ranging from 00 to FF ( $2^8 = 256$  numbers). The largest number that can appear on the data bus is 11111111 ( $255_{10}$ ). The 8085 is known as an 8-bit microprocessor. Microprocessors such as the Intel 8086, Zilog Z8000, and Motorola 68000 have 16 data lines; thus they are known as 16-bit microprocessors. The Intel 80386/486 have 32 data lines; thus they are classified as 32-bit microprocessors.

# Microprocessor-Initiated Operations and 8085 Bus Organization

## ❖ CONTROL BUS

- The control bus is comprised of various single lines that carry synchronization signals. The MPU uses such lines to perform the third function: providing timing signals (Step 3).
- The term **bus**, in relation to the control signals, is somewhat confusing. These are not groups of lines like address or data buses, but individual lines that provide a pulse to indicate an MPU operation. The MPU generates specific control signals for every operation (such as ·Memory Read or I/o Write) it performs. These signals are used to identify a device type with which the MPU intends to communicate.
- To communicate with a memory—for example, to read an instruction from a memory location—the MPU places the 16-bit address on the address bus. The address on the bus is decoded by an external logic circuit, which will be explained later, and the memory location is identified. The MPU sends a pulse called Memory Read as the control signal. The pulse activates the memory chip, and the contents of the memory location (8-bit data) are placed on the data bus and brought inside the microprocessor.

# Microprocessor-Initiated Operations and 8085 Bus Organization




Figure: Memory Read Operation

# Internal Data Operations and the 8085 Registers

- ❖ The internal architecture of the 8085 microprocessor determines how and what operations can be performed with the data. These operations are:
  1. Store 8-bit data.
  2. Perform arithmetic and logical operations.
  3. Test for conditions.
  4. Sequence the execution of instructions.
  5. Store data temporarily during execution in the defined R/W memory locations called the stack.

# Internal Data Operations and the 8085 Registers

- ❖ To perform these operations, the microprocessor requires registers, an arithmetic/ logic unit (ALU) and control logic, and internal buses (paths for information flow).
- ❖ Figure in the next slide shows the programming model of the 8085 displaying the internal registers and the accumulator.
- ❖ The functions of these registers are described in reference to the five operations when the processor executes the following three instructions. The Hex codes of these instructions are stored in memory locations from 2000H to 2005H as shown in Figure.

2000	06	MVI B, 76H
2001	78	
2002	3E	MVI A, F2H
2003	F2	
2004	80	ADD B
2005	76	HLT

# Internal Data Operations and the 8085 Registers

- ❖ When the user enters the memory address 2000H and pushes the execute key of the trainer, the processor places the address 2000H in the program counter (PC).




Figure: The 8085 Programmable Registers

# Internal Data Operations and the 8085 Registers

1. The program counter is a 16-bit register that performs the fourth operation in the list: sequencing the execution of the instructions. When the processor begins execution, it places the address 2000H on the address bus and increments the address in the PC to 2001 for the next operation. It brings the code 06, interprets the code, places the address 2001H on the address bus, and then gets byte 78H and increments the address in PC to 2002H. The processor repeats the same process for the next instruction, MVI A, F2H.
2. When the processor executes the first two instructions, it uses register B to store 78H and A to store F2H in binary (Operation 1).
3. When the processor executes the instruction ADD B in the ALU (Operation 2), it adds 78H to F2H, resulting in the sum 16AH ( $78H + F2H = 16AH$ ). It replaces F2H by 6AH in A and sets the Carry flag as described next.
4. In our example, the addition operation generates a carry because the sum is larger than the size of the accumulator (8 bits). To indicate the carry, the processor sets the flipflop called Carry (CY flag) to 1 and places logic 1 in the flag register at the designated bit position for the carry.
5. The fifth operation deals with the concept of the stack. The stack pointer is a 16-bit register used as a memory pointer to identify the stack, part of the R/W memory defined and used by the processor for temporary storage of data during the execution. This is fully described in Chapter 9.

# Peripheral or Externally Initiated Operations

- ❖ External devices (or signals) can initiate the following operations, for which individual pins on the microprocessor chip are assigned: Reset, Interrupt, Ready, Hold.
- ❑ **Reset:** When the reset pin is activated by an external key (also called a reset key), all internal operations are suspended and the program counter is cleared (it holds 0000H). Now the program execution can again begin at the zero memory address.
- ❑ **Interrupt:** The microprocessor can be interrupted from the normal execution of instructions and asked to execute some other instructions called a **service routine** (for example, emergency procedures). The microprocessor resumes its operation after completing the service routine.
- ❑ **Ready:** The 8085 has a pin called **READY**. If the signal at this **READY** pin is low, the microprocessor enters into a Wait state. This signal is used primarily to synchronize slower peripherals with the microprocessor.
- ❑ **Hold:** When the **HOLD** pin is activated by an external signal, the microprocessor relinquishes control of buses and allows the external peripheral to use them. For example the **HOLD** signal is used in Direct Memory Access (**DMA**) data transfer.


# Memory

- ❖ Memory is an essential component of a microcomputer system; it stores binary instructions and data for the microprocessor.
- ❖ There are various types of memory, which can be classified in two groups: prime (or main) memory and storage memory.
- ❖ The two examples of prime memory: Read/Write memory (R/WM) and Read-Only memory (ROM). Magnetic tapes or disks can be cited as examples of storage memory.
- ❖ First, we will focus on prime memory and then, briefly discuss storage memory when we examine various types of memory. The R/W memory is made of registers, and each register has a group of flip-flops or field-effect transistors that store bits of information; these flip-flops are called memory cells.

# Memory

- ❖ The number of bits stored in a register is called a **memory word**; memory devices (chips) are available in various word sizes.
- ❖ The user can use this memory to hold programs and store data. On the other hand, the ROM stores information permanently in the form of diodes; the group of diodes can be viewed as a register.
- ❖ In a memory chip, all registers are arranged in a sequence and identified by binary numbers called memory addresses. To communicate with memory, the MPU should be able to
  - ❑ select the chip,
  - ❑ identify the register, and
  - ❑ read from or write into the register.
- ❑ The MPU uses its address bus to send the address of a memory register and uses the data bus and control lines to read from or write into that register.


# Memory



# Internal Architecture of 8-bit Microprocessor and its Registers

- ❖ The Intel 8085A is a complete 8-bit parallel central processing unit.
- ❖ It includes the ALU (Arithmetic/Logic Unit), Timing and Control Unit, Instruction Register and Decoder, Register Array, Interrupt Control, and Serial I/O Control linked by an internal data bus.
- ❖ The block diagram is shown below:

# 8085 Functional Block Diagram (Internal Architecture)



# 1. Registers

## I. Program Counter (PC, 16-bits):

- ❖ It is a 16-bit Special-Purpose register. It holds **address of the next instruction**. PC is incremented by the INR/DCR after every instruction byte is fetched.

## II. Stack Pointer (SP, 16-bits):

- ❖ It is a 16-bit Special-Purpose register. It holds **address of the top of the Stack**.
- ❖ Stack is a set of memory locations operating in LIFO manner.
- ❖ SP is **decremented** on every PUSH operation and **incremented** on every POP.

## III. B, C, D, E, H, L registers 8-bits each:

- ❖ These are 8-bit General-Purpose registers.
- ❖ They can also be used to store 16-bit data in register pairs.
- ❖ The possible register **pairs** are BC pair, DE pair and pair.
- ❖ The **HL** pair also holds the **address** for the Memory Pointer "M".

## IV. Temporary Registers (WZ, 16-bits):

- ❖ This is a 16-bit register pair.
- ❖ It is used by  $\mu$ P to hold **temporary** values in some instructions like XCHG, CALL/JMP etc. The programmer has **no access** to this register pair.

# 1. Registers

## V. INR/DCR Register (16-bits):

- ❖ This is a 16-bit shift register.
- ❖ It is used to **increment PC** after every instruction byte is fetched and **increment or decrement SP** after a Pop or a Push operation respectively.
- ❖ It is not available to the programmer.

## VI. A - Accumulator (8-bits):

- ❖ It is an 8-bit programmable register.
- ❖ The user can read or write this register.
- ❖ It has two **special properties**:
  - It holds one of the **operands** during most of the arithmetic operations.
  - It holds the **result** of most of the arithmetic and logic operations.

## VII. Temp Register (8-bits):

- ❖ This is an 8-bit register.
- ❖ It is used by  $\mu$ P for storing one of the operands during an operation.
- ❖ The programmer has **NO ACCESS** to this register.

## 2. FLAG REGISTER

- ❖ Register consists of five flip flops, each holding the status of different states separately is known as flag register and each flip flops are called flags.
- ❖ 8085A can set or reset one or more of the flags and they are:
  - Sign(S),
  - Zero (Z),
  - Auxiliary Carry (AC)
  - Parity (P) and
  - Carry (CY).
- ❖ The state of flags indicates the result of arithmetic and logical operations, which in turn can be used for decision making processes.
- ❖ The different flags are described as:

## 2. FLAG REGISTER

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z		AC		P		CY
SF	ZF	X	AF	X	PF	X	CF

### Auxiliary Carry Flag

1 = Carry from Lower  
Nibble to Higher Nibble  
0 = No such Carry  
(Used in 8-bit operations)

### Zero Flag

1 = Result = 0  
0 = Result ≠ 0

### Parity Flag

1 = Even Parity  
0 = Odd Parity

### Sign Flag

1 = MSB of result is 1 (∴ -ve)  
0 = MSB of result is 0 (∴ +ve)  
(Used for "Signed" numbers)

### Carry Flag

1 = Carry out of  
MSB  
0 = No such Carry

# 2. FLAG REGISTER

## I. S - Sign Flag:

- ❖ It is set (1) when MSB of the result is 1 (i.e. result is a -VE number).
- ❖ It is reset (0) when MSB of the result is 0 (i.e. result is a +VE number).

## II. Z - Zero Flag:

- ❖ It is set when the result is = zero.
- ❖ It is reset when the result is not = zero.

## III. AC - Auxiliary Carry Flag:

- ❖ It is set when an Auxiliary Carry / Borrow is generated.
- ❖ It is reset when an Auxiliary Carry / Borrow is not generated.
- ❖ Auxiliary Carry is the Carry generated between the lower nibble and the higher nibble for an 8bit operation. It is not affected after a 16- bit operation. It is used only in DAA operation.

## IV. P - Parity Flag:

- ❖ It is set (1) when result has even parity. It is reset when result has odd parity.

## V. CY - Carry Flag:

- ❖ It is set when a Carry / Borrow is generated from the MSB.
- ❖ It is reset when a Carry / Borrow is not generated from the MSB.

## 2. FLAG REGISTER

❖ Example of Flag:

87 H      1 000 0111  
79 H + 0 111 1001  
Carry = 1 ← 1(0)000 0000 → All Zero (Z = 1)  
MSB = 0 → S = 0

### 3. TIMING AND CONTROL UNIT

- ❖ This unit synchronizes all the microprocessor operations with the clock and generates the control signals necessary for communication between the microprocessor and peripherals.
- ❖ The timing and control circuit issues the various internal and external control signals for executing and instruction.
- ❖ The signals are sync pulses indicating the availability of data on the data bus.

# 4. INTERRUPT CONTROLS

- ❖ The various interrupt control signals (INTR, RST 5.5, RST 6.5, RST 7.5 and TRAP) are used to interrupt a microprocessor.

# 5. SERIAL CONTROL

- ❖ This Block is responsible for transferring data Serially to and from the  $\mu$ P.
- ❖ **SID - Serial In Data:**
  - ❖  $\mu$ P receives data, bit-by-bit through this line.
- ❖ **SOD - Serial Out Data:**
  - ❖  $\mu$ P sends out data, bit-by-bit through this line.
  - ❖ Serial transmission can be done by RIM (Read Interrupt Mask) and SIM (Set Interrupt Mask) Instructions.

## 6. ALU – ARITHMETIC LOGIC UNIT

- ❖ 8085 has an **8-bit ALU**.
- ❖ It performs 8-bit arithmetic operations like **Addition** and **Subtraction**.
- ❖ It also performs logical operations like **AND**, **OR**, **EX-OR** **NOT** etc.
- ❖ It takes **input** from the **Accumulator** and the **Temp register**.
- ❖ The **output** of most of the ALU operations is **stored** back into the **Accumulator**.

# 7. INSTRUCTION REGISTER AND DECODER

## ❖ Instruction Register:

- The 8085 places the contents of the PC onto the Address bus and fetches the instruction. This fetched instruction is stored into the Instruction register.

## ❖ Instruction Decoder:

- The fetched instruction from the Instruction register enters the Instruction Decoder.
- Here the instruction is decoded and the decoded information is given to the Timing and Control Circuit where the instruction is executed.

*Note: “Programmer’s Model” simply means all registers in the architecture that are available to the programmer.*



# HOW DOES MICROPROCESSOR WORK?

- ❖ The instructions are stored sequentially in the memory.
- ❖ The microprocessor fetches the first instruction from its memory sheet, decodes it and executes that instruction.
- ❖ The sequence of fetch, decode, and execute is continued until the microprocessor comes across an instruction to stop.
- ❖ During the entire process, the microprocessor uses the system bus to fetch the binary instructions and data from the memory.
- ❖ It uses register from the register section to store data temporarily and it performs computing function in arithmetic logic unit [ALU] section.
- ❖ Finally, it sends out the result in binary using the same bus lines.

# Pin Diagram (Pin Configuration) of 8085

- ❖ The 8085 pin diagram consists of 40 pins of the microprocessor.
- ❖ All of the signals associated with 8085 can be classified into 6 groups:
  1. Address Bus
  2. Data Bus
  3. Control and Status Signals
  4. Power Supply and Frequency Signals
  5. Externally Initiated Signals
  6. Serial I/O Ports

# Pin Configuration of 8085



# Pin Diagram (Pin Configuration) of 8085

## 1. Address bus:

- ❖ The 8085 has 16 signal lines that are used as the address bus; however, these lines are split into two segments  $A_{15}-A_8$  and  $AD_7-AD_0$ .
- ❖ The eight signals  $A_{15}-A_8$  are unidirectional and used as high order bus.

## 2. Data bus:

- ❖ The signal lines  $AD_7-AD_0$  are bidirectional, they serve a dual purpose.
- ❖ They are used the low order address bus as well as data bus.

# Pin Diagram (Pin Configuration) of 8085

## 3. Control and status signals:

❖ This group of signals includes two **control signals** ( $\overline{RD}$  and  $\overline{WR}$ ), three **status signals** ( $IO/\overline{M}$ ,  $S_1$  and  $S_0$ ) to identify the nature of the operation, and one **special signals** (ALE) to indicate the beginning of the operation.

### □ ALE- Address Latch Enable:

- ✓ This is a positive going pulse generated every time the 8085 begins an operation (machine cycle); it indicates that the bits AD7-AD0 are address bits. This signal is used primarily to latch the low-order address from the multiplexed bus and generate a separate set of eight address lines A7 –A0 .
- ✓ This signal is **used to latch address** from the multiplexed Address-Data Bus ( $AD_0$ - $AD_7$ ). When the Bus contains address, ALE is high, else it is low.

# Pin Diagram (Pin Configuration) of 8085

## 3. Control and status signals:

- **$\overline{RD}$**  – Read: this is a read control signal (active low). This signal indicates that the selected I/O or memory device is to be read and data are available on the data bus.
- **$\overline{WR}$**  – Write: This is a write control signal (active low). This signal indicates that the data on the data bus are to be written into a selected memory or I/O location.
- **$IO/\overline{M}$** : This is a status signal used to differentiate between I/O and memory operations. When it is **high**, it indicates an **I/O operation**; When it is **low** indicates a **memory operation**. This signal is combined with  **$\overline{RD}$**  (Read) and  **$\overline{WR}$**  (Write) to generate I/O and memory signals.
- **$S_1$  and  $S_0$**  : These status signals, similar to  **$IO/\overline{M}$** , can identify various operations, but they are rarely used in small systems.

# Pin Diagram (Pin Configuration) of 8085

## 3. Control and status signals:

- These lines denote the status of the  $\mu$ P

S1	So	Status/ Operation
0	0	Halt/Idle
0	1	Write
1	0	Read
1	1	Opcode fetch

IO/ $\bar{M}$	S1	So	Data Bus Status (Output)
0	1	1	Opcode fetch
0	1	0	Memory read
0	0	1	Memory write
1	1	0	I/O read
1	0	1	I/O write
1	1	1	Interrupt acknowledge
0	0	0	Halt

# Pin Diagram (Pin Configuration) of 8085

## 4. Power Supply and Clock frequency:

- ❖  $V_{CC}$ : +5V power supply
- ❖  $V_{SS}$ : Ground reference
- ❖  $X_1, X_2$ :
  - A crystal (RC, LC Network) is connected at these two pins and is used to provide the **Clock Input to the  $\mu$ P**.
  - This frequency is internally divided by 2.  
∴ To operate a system at **3 MHz**, the crystal oscillator should have a frequency of **6 MHz**.
- ❖ **CLK OUT**:
  - It can be used as the system clock for other devices.
  - 8085 provides the **Clock input to all other peripherals** through the **Clock Out pin**.
  - This takes care of **synchronizing** all peripherals with 8085.
  - Its frequency is half the oscillator frequency.

# Pin Diagram (Pin Configuration) of 8085

## 5. Externally Initiated signals:

- ❖ INTR (input): interrupt request,
  - used as a general purpose interrupt.
  - The INTR interrupt is a **maskable interrupt** that is generated by an external device, such as a keyboard or a mouse.
  - It has the **lowest priority** and can be **disabled**..
  - It has an acknowledgement signal **INTA** .
- ❖ **INTA** (Output): interrupt acknowledgement,
  - This is used to acknowledge an Interrupt.
  - This is an acknowledgement signal for INTR (only).

# Pin Diagram (Pin Configuration) of 8085

## 5. Externally Initiated signals:

- ❖ RST 7.5, 6.5, 5.5 (inputs):
  - These are **vectored interrupts** that transfer the program control to specific **memory locations**.
  - **maskable** interrupt that is generated by a software instruction.
  - They have **higher priorities** than INTR interrupt.
  - Among these three, the priority order is **RST7.5 > RST6.5 > RST5.5**.
- ❖ TRAP (input):
  - This is a **non-maskable** interrupt that is generated by an external device, such as a power failure or a hardware malfunction which has the **highest priority** and cannot be **disabled**.

# Pin Diagram (Pin Configuration) of 8085

## 5. Externally Initiated signals:

### ❖ HOLD(input) and HLDA(output):

- ❑ The Hold and Hold Acknowledge signals are used for **Direct Memory Access (DMA)**.
- ❑ The **DMA Controller** issued the **Hold** signal to the **µP**.
- ❑ In response the **µP releases the System bus**. After releasing the system bus the **µP acknowledges** the Hold signal with **HLDA** signal. The **DMA Transfer** thus begins.
- ❑ DMA Transfer is terminated by releasing the HOLD signal.

### ❖ RESET IN:

- ❑ This is an active low signal activated when the manual reset signal is applied to the **µP**.
- ❑ This signal **resets** the **µP**. On Reset PC contains **0000H**.
- ❑ Hence, the **Reset Vector Address** of 8085 is **0000H**.

### ❖ **RESET OUT**:

- ❑ This signal is connected to the reset input of all the peripherals.
- ❑ It is used to **reset the peripherals** once the **µP** is **reset**.

# Pin Diagram (Pin Configuration) of 8085

## 5. Externally Initiated signals:

### ❖ READY:

- This is an active high input.
  - It is used by the microprocessor to sense whether a peripheral is **ready** or not for data transfer. If not, the processor waits.
  - It is thus used to **synchronize** the **μP** with "Slower" Peripherals.
  - The **μP** samples the Ready input in the beginning of every Machine Cycle.
  - If it is found to be **LOW**, the **μP** executes one **WAIT CYCLE** after which it re-samples the ready pin till it finds the Ready pin **HIGH**.
- ∴ The **μP** remains in the **WAIT STATE** until the **READY** pin becomes **high** again. Hence, if the Ready pin is not required it should be **connected** to the **Vcc**, and not, left unconnected, otherwise would cause the **μP** to execute **infinite wait cycles**.

# Pin Diagram (Pin Configuration) of 8085

## 6. Serial I/O Ports:

- ❖ The 8085 has **two signals** to implement the serial transmission:
  - ❑ **SID** (Serial Input Data) which is used to accept serial data bit by bit from the external device.
  - ❑ **SOD** (Serial Output Data) which enables the transmission of serial data bit by bit to the external device.
- ❖ In serial transmission, data bits are sent over **a single line, one bit at a time**, such as the transmission over telephone lines.

# Memory and Instruction Fetch

- ❖ The primary function of memory is to store instructions and data and to provide that information to MPU whenever the MPU requests it.
- ❖ The MPU requests the information by sending the information of a specific memory register on the address bus and enables the data flow by sending the control signal, as illustrated in the following example.





FIGURE 3.12  
Instruction Fetch Operation

# Memory and Instruction Fetch

- ❖ The instruction code 0100 1111 (4FH) is stored in memory location 2005H.
- ❖ To fetch the instruction located in memory location 2005H, the following steps are performed:
  - i. The program counter places the 16-bit address 2005H of the memory location on the address bus (shown in figure 3.12).
  - ii. The control unit sends the Memory Read control signal (**MEMR**, active low) to enable the output buffer of the memory chip.
  - iii. The instruction (4FH) stored in the memory location is placed on the data bus and transferred (copied) to the instruction decoder of the µP.
  - iv. The instruction is decoded and executed according to the binary pattern of the instruction


# Generation of Control Signals in 8085



- ❖ Using  $IO/\bar{M}$ ,  $\bar{RD}$  and  $\bar{WR}$  we can generate four control signals: Memory Read, Memory Write, IO Read and IO Write.
- ❖  $IO/\bar{M}$  = Input-Output or Memory
  - If it is logic '1', IO operations should be done by 8085.
  - If it is logic '0', Memory operations should be done by 8085.
- ❖  $\bar{RD}$  = Read
  - It is Active Low signal which indicates read operation to be performed by 8085 over data lines.
  - This read operation may be there with memory or IO devices.
- ❖  $\bar{WR}$  = Write
  - It is Active Low signal which indicates write operation to be performed by 8085 over data lines.
  - This write operation may be there with memory or IO devices.

$IO/\bar{M}$	$\bar{RD}$	$\bar{WR}$	Control Signals
0	0	1	Memory Read - $MEMR$
0	1	0	Memory Write - $MEMW$
1	0	1	Input Output Read - $IOR$
1	1	0	Input Output Write - $IOW$

# Generation of Control Signals



**FIGURE:** Schematic to Generate Read/Write Control Signals for Memory and IO

# Generation of Control Signals

- ❖  $\overline{RD}$  (Read) as a control signal is used both for reading memory and for reading an input device, it is necessary to generate two different Read signals: one for memory and another for input. Similarly, two separate Write signals must be generated.
- ❖ There are four different control signals are generated by combining the signals  $\overline{RD}$ ,  $\overline{WR}$ , and  $IO/\overline{M}$ .
- ❖ The signal  $IO/\overline{M}$  goes low for the memory operation. This signal is ANDed with  $\overline{RD}$  and  $\overline{WR}$  signals by using the 74LS32 quadruple two input OR gates, as shown in Figure.
- ❖ The OR gates are functionally connected as negative NAND gates. When both input signals go low, the outputs of the gates go low and generate  $MEMR$ (Memory Read) and  $MEMW$ (Memory Write) control signals.
- ❖ When the  $IO/\overline{M}$  signal goes high, it indicates the peripheral I/O operation.
- ❖ Figure shows that this signal is complemented using the Hex inverter 74LS04 and ANDed with the  $\overline{RD}$  and  $\overline{WR}$  signals to generate  $\overline{IOR}$ (I/O Read) and  $\overline{IOW}$ (I/O Write) control signals.

# Generation of Control Signals




FIGURE: 8085 Demultiplexed Address and Data Bus with Control Signals

Yatru Harsha Hiski

# Generation of Control Signals

- ❖ To demultiplex the bus and to generate the necessary control signals, the 8085 microprocessor requires a latch and logic gates to build the MPU, as shown in Figure. This MPU can be interfaced with any memory or I/o.

# THE 8085 PROGRAMMING

- ❖ A model is a conceptual representation of a real object. It can take many forms, such as text description, a drawing, or a built structure. Most of us have seen an architectural model of a building.
- ❖ Similarly, the microprocessor can be represented in terms of its hardware (physical electronic components) and a programming model (information needed to write programs).
- ❖ Figure 2(a) shows a hardware model and a programming model specific to the 8085 microprocessor.

# 8085 HARDWARE MODEL





Figure 2(a): 8085 Hardware

# 8085 HARDWARE MODEL


- ❖ The hardware model in **figure 2(a)** shows two major segments.
- ❖ One segment includes **arithmetic logic unit [ALU]** and an 8-bit register called an **accumulator**, **instruction decoder**, and **flags**.
- ❖ The second segment shows **8-bit** and **16-bit registers**.
- ❖ Both segments are connected with various internal connections called an **internal bus**.
- ❖ The arithmetic and logic operations are performed in the arithmetic logic unit [ALU]. Results are stored in the accumulator, and flip-flops, called flags, are set or reset to reflect the results.
- ❖ There are 3 buses: a 16-bit unidirectional **address bus** used to send out **memory address**, an 8-bit bidirectional **data bus** used to **transfer data**, and a **control bus** used for **timing signals**.

# 8085 PROGRAMMING MODEL



## Figure 2(b): Programming Model

# 8085 PROGRAMMING MODEL



**Figure 2(c):** Flag Register

# 8085 PROGRAMMING MODEL

- ❖ The programming model consists of some segments of ALU and the registers.
- ❖ This model includes **six registers, one accumulator, and one flag register**, as shown in **figure**.
- ❖ These registers are critically required when programming a 8085 processor.
- ❖ In addition, it has two 16-bit registers: the **stack pointer** and the **program counter**.

## 1. REGISTERS:

- ❑ The 8085 has six general-purpose registers to store 8-bit data; these are identified as B,C,D,E,H, and L as shown in the **figure 2(b)**.
- ❑ They can be combined as register pairs - BC, DE, and HL - to perform some 16-bit operations.
- ❑ The programmer can use these registers to store or copy data into the registers by using data copy instructions.

# 8085 PROGRAMMING MODEL

## 2. ACCUMULATOR:

- ❑ The **accumulator** is an 8-bit register that is a part of arithmetic/logic unit (ALU).
- ❑ This register is used to store 8-bit data and to perform arithmetic and logical operations. The result of an operation is stored in the accumulator.
- ❑ The accumulator is also identified as register A.

## 3. FLAGS:

- ❑ The ALU includes five flip-flops, which are set or reset after an operation according to data conditions of the result in the accumulator and other registers.
- ❑ They are called **Zero(Z)**, **Carry (CY)**, **Sign (S)**, **Parity (P)**, and **Auxiliary Carry (AC)** flags; their bit positions in the flag register are shown in the Figure 2(b).
- ❑ The most commonly used flags are **Zero**, **Carry**, and **Sign**. The µP uses these flags to test data conditions.

# 8085 PROGRAMMING MODEL

## 3. FLAGS:

- ❑ For example, after an **addition** of two numbers,
- ❑ if the **sum** in the **accumulator** is larger than **eight bits**, the flip-flop uses to indicate a **carry** -- called the **Carry flag (CY)** -- is set to **one(High)**.
- ❑ When an arithmetic operation results in **zero**, the flip-flop called the **Zero(Z) flag** is set to **one**.
- ❑ The first Figure shows an 8-bit register, called the flag register, adjacent to the accumulator. However, it is not used as a register; five bit positions out of eight are used to store the outputs of the five flip-flops.

# 8085 PROGRAMMING MODEL

## 3. FLAGS:

- ❑ These flags have critical importance in the decision-making process of the microprocessor.
- ❑ The conditions (set or reset) of the flags are tested through the software instructions.
- ❑ For example, the instruction **JC (Jump on Carry)** is implemented to change the sequence of a program when **CY** flag is set.
- ❑ The thorough understanding of flag is essential in writing assembly language programs.

# 8085 PROGRAMMING MODEL

## ❖ The 8085 Flags

- ❑ The following flags are set or reset after the execution of an arithmetic or logic operation; data copy instructions do not affect any flags.
  1. **Z-Zero:** The Zero flag is set to 1 when the result is zero; otherwise it is reset.
  2. **CY-Carry:** If an arithmetic operation results in a carry, the CY flag is set; otherwise it is reset.
  3. **S-Sign:** The Sign flag is set if bit D<sub>7</sub> of the result = 1 ; otherwise it is reset.
  4. **P-Parity:** If the result has an even number of 1 s, the flag is set; for an odd number of 1 s, the flag is reset.
  5. **AC-Auxiliary Carry:** In an arithmetic operation, when a carry is generated by digit D<sub>3</sub> and passed to digit D<sub>4</sub>, the AC flag is set. This flag is used internally for BCD (binary-coded decimal) operations; there is no Jump instruction associated with this flag.

# 8085 PROGRAMMING MODEL

## 4. PROGRAM COUNTER (PC):

- ❑ This is a **16-bit register** used to hold **memory address**.
- ❑ The size of PC register is 16 bits because the memory address are 16 bits.
- ❑ The microprocessor uses **PC register** to sequence the execution of the instructions.
- ❑ The function of the program counter is to point to the memory address from which the next byte is to be fetched.
- ❑ When a byte (machine code) is being fetched, the program counter is incremented by one to point to the next memory location.

## 5. STACK POINTER (SP):


- ❑ The **stack pointer** is also a 16-bit register used as a memory pointer.
- ❑ It points to a memory location in R/W memory, called the stack.
- ❑ The beginning of the stack is defined by loading 16-bit address in the stack pointer.
- ❑ This **programming model** will be used to examine how these registers are affected after the execution of an instruction.

# 8085 Bus Organization

- ❖ The operation of a microprocessor unit includes,
  - Memory Read.
  - Memory Write.
  - I/O Read.
  - I/O Write.
- ❖ Communication of a Microprocessor unit with peripheral devices involves,
  1. Identify peripheral or memory location.
  2. Transfer data and instruction.
  3. Provide timing and synchronization signals.

# 8085 Bus Organization

- ❖ The microprocessor uses three sets of communication lines called **buses** to perform these functions.
- ❖ A **bus** is a collection of lines, which perform the same logical task. The 8085 bus organization is shown in the figure.



# 8085 Bus Organization

## 1. Address Bus

- ❑ Group of 16 bits from A<sub>0</sub> to A<sub>15</sub>.
- ❑ Carries the address of a particular location.
- ❑ Unidirectional – Data flows from microprocessor to peripheral devices only.
- ❑ Function – To identify a peripheral or a memory location.
- ❑ Capable of addressing 65536( $2^{16}$ ) memory locations. (Generally 64K)

## 2. Data Bus

- ❑ Group of 8 lines used for data flow.
- ❑ Carries the data to be transferred.
- ❑ Bidirectional – Data flow in both direction between the microprocessor and memory / peripheral devices.
- ❑ Function – To transfer binary data and instruction.
- ❑ Enable the microprocessor to manipulate 8-bit data ranging from 00 to FF. ( $2^8=255$ )


# 8085 Bus Organization

## 3. Control Bus

- ❑ Group of various single lines that carry control signals.
- ❑ Microprocessor generate specific control signals for every operation.
- ❑ Function – To provide timing and synchronization signals.

# Buses in 8085

**Microprocessor  
8085**  
[ALU, Register  
Array and Control  
Unit]  
[It fetches,  
Decodes &  
Executes  
Instructions]



## ❖ Address Bus

- ❑ There are A0-A15 Address buses in 8085.
- ❑ These busses are used to Identify the address of Memory and IO peripherals.

## ❖ Control Bus

- ❑ There are four control signals in general from 8085.
- ❑ Memory Read, Memory write, IO Read & IO write.

## ❖ Data Bus

- ❑ There are D0-D7 Data buses with 8085.
- ❑ It is bidirectional buses. Direction of buses is based on read and write operation.

# Programming with Intel 8085 Microprocessor

# Syllabus

- ❖ Programming with Intel 8085 Microprocessor
  - ☒ Instruction and Data Format
  - ☒ Mnemonics and Operands
  - ☒ Instruction Sets
    - ☐ Data Transfer:- MOV, IN, OUT, STA, LDA, LXI, LDAX, STAX, XCHG
    - ☐ Arithmetic and Logic:- ADD, SUB, INR, DCR, AND, OR, XOR, CMP, RLC, RRC, RAL, RAR
    - ☐ Branching:- JMP, JNZ, JZ, JNC, JC, CALL
    - ☐ Stack:- PUSH, POP
  - ☒ Multiplication and Division
  - ☒ Simple Sequence Programs, Branching, Looping
  - ☒ Array(Sorting) and Table Processing
  - ☒ Decimal to BCD Conversion

# Introduction to 8085 Assembly Language Programming

- ❖ An assembly language program is a set of instructions written in the mnemonics of a given microprocessor. These instructions are the commands to the microprocessor to be executed in the given sequence to accomplish a task.
- ❖ To write such programs for the 8085 microprocessor, we should be familiar with the programming model and the instruction set of the microprocessor.
- ❖ The 8085 instruction set is classified into five different groups: **data transfer, arithmetic, logic, branch, and machine control.**

# 8085 Assembly Language

- ❖ Even though the instruction can be written in hexadecimal code, it is still difficult to understand a program written in hexadecimal numbers.
- ❖ Therefore, each manufacturer of a microprocessor has devised a symbolic code for each instruction called **mnemonic**.
- ❖ The **mnemonic** for a particular instruction consists of letters that suggest the operation to be performed by that instruction.
- ❖ **Example**- the binary code **0011 1100** of the 8085 microprocessor is represented by the mnemonic **INR A**.

# 8085 Machine Language

- ❖ The 8085 is a microprocessor with **8 bit** word length.
- ❖ Its instruction set is designed by using various combinations of these 8 bits.
- ❖ The 8085 is an improved version of the earlier processor 8080A.
- ❖ An **instruction** is a binary pattern entered through an input device in memory to command the microprocessor to perform that specific function.
- ❖ The 8085 microprocessor has **246** such bit patterns, amounting to **74** different instructions for performing various operations.
- ❖ These 74 different instructions are called its **instruction set**.

# Instruction Classification

- ❖ An **instruction** is a binary pattern designed inside a microprocessor to perform a specific function.
- ❖ The entire group of instructions, called the **instruction set**, determines what functions the microprocessor can perform.
- ❖ The 8085 microprocessor includes the instruction set of its predecessor, the 8080A, plus two additional instructions.

# The 8085 Instruction Set

❖ The 8085 instructions can be classified into the following five functional categories:

1. data transfer (copy) operations,
2. arithmetic operations,
3. logical operations,
4. branching operations, and
5. machine-control operations.

# Data Transfer (Copy) Operations

- ❖ This group of instructions copies data from a location called a source to another location, called a destination, without modifying the contents of the source.
- ❖ In technical manuals, the term DMA transfer is used for this copying function. However, the term transfer is misleading; it creates the impression that the contents of a source are destroyed when, in fact, the contents are retained without any modification.
- ❖ The various types of data transfer (copy) are listed below together with examples of each type:

# Data Transfer (Copy) Operations

Types	Examples
Between registers	Copy the contents of register B into register D.
Specific data byte to a register or a memory location	Load register B with the data byte 32H.
Between a memory location and a register	From the memory location 2000H to register B.
Between an I/o device and the accumulator	From an input keyboard to the accumulator.

# Arithmetic Operations

- ❖ These instructions perform arithmetic operations such as addition, subtraction, increment, and decrement.
- **Addition**-Any 8-bit number, or the contents of a register, or the contents of a memory location can be added to the contents of the accumulator and the sum is stored in the accumulator. No two other 8-bit registers can be added directly (e.g., the contents of register B cannot be added directly to the contents of register C). The instruction DAD is an exception; it adds 16-bit data directly in register pairs.
- **Subtraction**-Any 8-bit number, or the contents of a register, or the contents of a memory location can be subtracted from the contents of the accumulator and the results stored in the accumulator. The subtraction is performed in 2's complement, and the results, if negative, are expressed in 2's complement. No two other registers can be subtracted directly.
- **Increment/Decrement**-The 8-bit contents of a register or a memory location can be incremented or decremented by 1. Similarly, the 16-bit contents of a register pair (such as BC) can be incremented or decremented by I. These increment and decrement operations differ from addition and subtraction in an important way; i.e., they can be performed in any one of the registers or in a memory location.

# Logical Operations

- ❖ These instructions perform various logical operations with the contents of the accumulator.
- **AND, OR, Exclusive-OR**-Any 8-bit number, or the contents of a register, or of a memory location can be logically ANDed, ORed, or Exclusive-ORed with the contents of the accumulator. The results are stored in the accumulator.
- **Rotate**-Each bit in the accumulator can be shifted either left or right to the next position.
- **Compare**-Any 8-bit number, or the contents of a register, or a memory location can be compared for equality, greater than, or less than, with the contents of the accumulator.
- **Complement**-The contents of the accumulator can be complemented; all Os are replaced by 1s and all 1s are replaced by Os.

# Branching Operations

- ❖ This group of instructions alters the sequence of program execution either conditionally or unconditionally.
- **Jump** - Conditional jumps are an important aspect of the decision-making process in programming. These instructions test for a certain condition (e.g., Zero or Carry flag) and alter the program sequence when the condition is met. In addition, the instruction set includes an instruction called *unconditional jump*.
- **Call, Return, and Restart** - These instructions change the sequence of a program either by calling a subroutine or returning from a subroutine. The conditional Call and Return instructions also can test condition flags.

# Machine Control Operations

- ❖ These instructions control machine functions such as **Halt**, **Interrupt**, or do nothing.

# Review of the 8085 Operations

- ❖ The microprocessor operations related to data manipulation can be summarized in four functions:
  1. copying data
  2. performing arithmetic operations
  3. performing logical operations
  4. testing for a given condition and altering the program sequence.

# Review of the 8085 Operations

- ❖ Some important aspects of the instruction set are noted below:
  1. In data transfer, the contents of the source are not destroyed; only the contents of the destination are changed. The data copy instructions do not affect the flags.
  2. Arithmetic and logical operations are performed with the contents of the accumulator, and the results are stored in the accumulator (with some exceptions). The flags are affected according to the results.
  3. Any register including memory can be used for increment and decrement.
  4. A program sequence can be changed either conditionally or by testing for a given data condition.

# Instruction and Data Format

- ❖ An **instruction** is a command to the microprocessor to perform a given task on specified data.
- ❖ Each instruction has **two parts**: one is the task to be performed, called the **operation code** (opcode), and the second is the data to be operated on, called the **operand**.
- ❖ The operand (or data) can be specified in various ways. It may include 8-bit (or 16-bit) data, an internal register, a memory location, or an 8-bit (or 16-bit) address. In some instructions, the operand is implicit.

# Instruction Word Size

- ❖ The 8085 instruction set is classified into the following three groups according to word size or byte size.
  1. 1-byte instructions
  2. 2-byte instructions
  3. 3-byte instructions

# One-Byte Instructions

- ❖ 1 -byte instruction includes the opcode and the operand in the same byte. For example:

Task	Opcode	Operand	Binary Code	Hex Code
Copy the contents of the accumulator in register C.	MOV	C, A	0100 1111	4FH
Add the contents of register B to the contents of the accumulator.	ADD	B	1000 0000	80H
Invert (complement) each bit in the accumulator.	CMA		0010 1111	2FH

# Two-byte Instructions

- ❖ In a 2-byte instruction, the first byte specifies the operation code and the second byte specifies the operand. For example:

Task	Opcode	Operand	Binary Code	Hex Code			
Load an 8-bit data byte in the accumulator	MVI	A, 32H	<table border="1"><tr><td>0011 1110</td></tr><tr><td>0011 0010</td></tr></table>	0011 1110	0011 0010	3E 32	First Byte Second Byte
0011 1110							
0011 0010							
Load an 8-bit data byte in register B.	MVI	B, F2H	<table border="1"><tr><td>0000 0110</td></tr><tr><td>1111 0010</td></tr></table>	0000 0110	1111 0010	06 F2	First Byte Second Byte
0000 0110							
1111 0010							

- ❖ These instructions would require two memory locations each to store the binary codes. The data bytes 32H and F2H are selected arbitrarily as examples.

# Three-byte Instructions

- ❖ In a 3-byte instruction, the first byte specifies the opcode, and the following two bytes specify the 16-bit address. Note that the second byte is the low-order address and the third byte is the high-order address. For example:

Task	Opcode	Operand	Binary Code	Hex Code				
Load contents of memory 2050H into A.	LDA	2050H	<table border="1"><tr><td>0011 1010</td></tr><tr><td>0101 0000</td></tr><tr><td>0010 0000</td></tr></table>	0011 1010	0101 0000	0010 0000	3A 50 20	First Byte Second Byte Third Byte
0011 1010								
0101 0000								
0010 0000								
Transfer the program sequence to memory location 2085H.	JMP	2085H	<table border="1"><tr><td>1100 0011</td></tr><tr><td>1000 0101</td></tr><tr><td>0010 0000</td></tr></table>	1100 0011	1000 0101	0010 0000	C3 85 20	First Byte Second Byte Third Byte
1100 0011								
1000 0101								
0010 0000								

# Three-byte Instructions

- ❖ These instructions would require three memory locations each to store the binary codes. These commands are in many ways similar to our everyday conversation.
- ❖ For example, while eating in a restaurant, we may make the following requests and orders:
  1. Pass (the) butter.
  2. Pass (the) bowl.
  3. (Let us) eat.
  4. I will have combination 17 (on the menu).
  5. I will have what Susie ordered.

# Three-byte Instructions

- ❖ The first request specifies the exact item; it is similar to the instruction for loading a specific data byte in a register.
- ❖ The second request mentions the bowl rather than the contents, even though one is interested in the contents of the bowl. It is similar to the instruction MOV C, A where registers (bowls) are specified rather than data.
- ❖ The third suggestion (let us eat) assumes that one knows what to eat. It is similar to the instruction Complement, which implicitly assumes that the operand is the accumulator.
- ❖ In the fourth sentence, the location of the item on the menu is specified and not the actual item. It is similar to the instruction: Transfer the data byte from the location 2050H.
- ❖ The last order (what Susie ordered) is specified indirectly. It is similar to an instruction that specifies a memory location through the contents of a register pair.
- ❖ These various ways of specifying data are called the **addressing modes**.

# Addressing Modes

- ❖ The various formats of specifying the operands are called the addressing modes.
- ❖ The 8085 instruction set has the following addressing modes.
  1. Immediate Addressing-MVI R, Data (Pass the butter)
  2. Register Addressing-MOV R<sub>d</sub>, R<sub>s</sub> (Pass the bowl)
  3. Direct Addressing-IN/OUT Port# (Combination number 17 on the menu)
  4. Indirect Addressing-Illustrated in the next chapter (I will have what Susie has)

# Opcode Format

- ❖ To understand operation codes, we need to examine how an instruction is designed into the microprocessor.
- ❖ In the design of the 8085 microprocessor chip, all operations, registers, and status flags are identified with a specific code.
- ❖ For example, all internal registers are identified as follows:

<b>Code</b>	<b>Registers</b>	<b>Code</b>	<b>Register Pairs</b>
000	B	00	BC
001	C	01	DE
010	D	10	HL
011	E	11	AF OR SP
100	H		
101	L		
111	A		
110	Reserved for Memory-Related operation		

# Opcode Format

- ❖ Some of the operation codes are identified as follows:

Function	Operation Code
1. Rotate each bit of the accumulator to the left by one position.	00000111 = 07H (8-bit opcode)
2. Add the contents of a register to the accumulator.	10000 SSS (5-bit opcode-3 bits are reserved for a register)

- ❖ This instruction is completed by adding the code of the register. For example,

    Add : 10000  
    Register B : 000  
    to A : Implicit  
    Binary Instruction : 10000 000 = 80H  
                          Add   Reg. B

# Opcode Format

- ❖ In assembly language, this is expressed as

Opcode	Operand	Hex Code
ADD	B	80H

3. MOVE (Copy) the content of register $R_s$ (source) to register $R_d$ (destination)	01 2-bit Opcode for MOVE	DDD Reg. Rd	SSS Reg. Rs
---	-----------------------------	----------------	----------------

- ❖ This instruction is completed by adding the codes of two registers. For example,

## Move (copy) the content : 01

To register C : 001 (DDD)

From register A : 111 (SSS)

Binary Instruction      Opcode: 0100 Operand: 1111 → 4FH

# Opcode Format

- ❖ In assembly language, this is expressed as

Opcode	Operand	Hex Code
MOV	C, A	4FH

- ❖ Note that the first register is the destination and the second register is the source from A to C-which appears reversed for a general pattern from left to right.
- ❖ Typically, in the 8085 user's manual the data transfer (copy) instruction is shown as follows:

MOV                    R1,                    R2

0	1	D	D	D	S	S	S
---	---	---	---	---	---	---	---

# Data Format

- ❖ The 8085 is an 8-bit microprocessor, and it processes (copy, add, subtract, etc.) only binary numbers. However, the real world operates in decimal numbers and languages of alphabets and characters.
  - ❖ Therefore, we need to code binary numbers into different media.
  - ❖ Let us examine coding. What is the letter "A"? It is a symbol representing a certain sound in a visual medium that eyes can recognize.
  - ❖ Similarly, we can represent or code groups of bits into different media. In 8-bit processor systems, commonly used codes and data formats are ASCII, BCD, signed integers, and unsigned integers. They are explained as follows.
- **ASCII Code**-This is a 7-bit alphanumeric code that represents decimal numbers, English alphabets, and nonprintable characters such as **carriage return**. Extended ASCII is an 8-bit code. The additional numbers (beyond 7-bit ASCII code) represent graphical characters.

# Data Format

- **BCD Code**-The term BCD stands for binary-coded decimal; it is used for decimal numbers. The decimal numbering system has ten digits, 0 to 9. Therefore, we need only four bits to represent ten digits from 0000 to 1001. The remaining numbers, 1010 (A) to 1111 (F), are considered invalid. An 8-bit register in the 8085 can accommodate two BCD numbers.
- **Signed Integer**-A signed integer is either a positive number or a negative number. In an 8-bit processor, the most significant digit,  $D_7$ , is used for the sign; 0 represents the positive sign and 1 represents the negative sign. The remaining seven bits,  $D_6-D_0$ , represent the magnitude of an integer. Therefore, the largest positive integer that can be processed by the 8085 at one time is 0111 1111 (7FH); the remaining Hex numbers, 80H to FFH, are considered negative numbers. However, all negative numbers in this microprocessor are represented in 2's complement.
- **Unsigned Integers**-An integer without a sign can be represented by all the 8 bits in a microprocessor register. Therefore, the largest number that can be processed at one time is FFH. However, this does not imply that the 8085 microprocessor is limited to handling only 8-bit numbers. Numbers larger than 8 bits (such as 16-bit or 24-bit numbers) are processed by dividing them in groups of 8 bits.

# Data Format

- ❖ Now let us examine how the microprocessor interprets any number.
- ❖ Let us assume that after performing some operations the result in the accumulator is **0100 0001 (41H)**.
- ❖ This number can have many interpretation:
  - (1) it is an unsigned number equivalent to 65 in decimal;
  - (2) it is a BCD number representing 41 decimal;
  - (3) it is the ASCII capital letter "A"; or
  - (4) it is a group of 8 bits where bits  $D_6$  and  $D_0$  turn on and the remaining bits turn off output devices.
- ❖ The processor processes binary bits; it is up to the user to interpret the result. In our example, the number 41 H can be displayed on a screen as an ASCII "A" or 41 BCD.

# Data Format




Figure: Simplified Memory Model

# Data Format of 8085 Microprocessor

- ❖ The operand is an another name for data. It may appear in different forms :
  - ❖ Addresses
  - ❖ Numbers/Logical data and
  - ❖ Characters
- ❖ **Addresses:** The address is a 16-bit unsigned integer ,number used to refer a memory location.
- ❖ **Numbers/Data:** The 8085 supports following numeric data types.
  - ❑ **Signed Integer:** A signed integer number is either a positive number or a negative number. In 8085, 8-bits are assigned for signed integer, in which most significant bit is used for sign and remaining seven bits are used for Sign bit 0 indicates positive number whereas sign bit 1 indicates negative number.
  - ❑ **Unsigned Integer:** The 8085 microprocessor supports 8-bit unsigned integer.
  - ❑ **BCD:** The term BCD number stands for binary coded decimal number. It uses ten digits from 0 through 9. The 8-bit register of 8085 can store two digit BCD
- ❖ **Characters:** The 8085 uses ASCII code to represent characters. It is a 7-bit alphanumeric code that represents decimal numbers, English alphabets, and other special characters.

# Addressing Modes in 8085

- ❖ Instructions are **command** to perform a certain task in microprocessor.
- ❖ The instruction consists of **op-code** and **data** called **operand**. The operand may be **the source only, destination only or both of them**.
- ❖ In these instructions, the **source** can be a register, a memory or an input port. Similarly, **destination** can be a register, a memory location, or an output port.
- ❖ The various **format (way)** of specifying the **operands** are called **addressing mode**. So addressing mode specifies where the operands are located rather than their nature.
- ❖ The 8085 has **5 addressing modes**:
  1. Direct addressing mode
  2. Register Direct addressing mode
  3. Register Indirect addressing mode
  4. Immediate addressing mode
  5. Implied or Inherent addressing mode

# Direct addressing mode

- ❖ The instruction using this mode specifies the effective address as part of instruction.
- ❖ The instruction size either 2-bytes or 3-bytes with first byte op-code followed by 1 or 2 bytes of address of data.
- ❖ E. g.:
  - ❑ LDA 9500H      A  $\leftarrow$  [9500]
  - ❑ IN 80H      A  $\leftarrow$  [80]
- ❖ This type of addressing is called absolute addressing.

# Register Direct addressing mode

- ❖ This mode specifies the register or register pair that contains the data.
- ❖ E.g.:
  - `MOV A, B` → Here register B contains data rather than address of the data.
- ❖ Other examples are: `ADD`, `XCHG` etc.

# Register Indirect addressing mode

- ❖ In this mode, the address part of the instruction specifies the memory whose contents are the address of the operand.
- ❖ So in this type of addressing mode, it is the address of the address rather than address itself. (One operand is register)
- ❖ E.g.
  - ❑ MOV R, M; MOV M, R; STAX, LDAX etc.
  - ❑ STAX B; B= 95 C =00  
[9500] ← A

# Immediate addressing mode

- ❖ In this mode, the operand position is the immediate data.
- ❖ For 8-bit data, instruction size is 2 bytes and for 16-bit data, instruction size is 3 bytes.
- ❖ E.g.:
  - ❑ MVI A, 32H
  - ❑ LXI B, 4567H

# Implied or Inherent addressing mode

- ❖ The instructions of this mode do not have operands.
- ❖ E.g.:
  - ❑ NOP: No operation
  - ❑ HLT: Halt
  - ❑ EI: Enable interrupt
  - ❑ DI: Disable interrupt
  - ❑ CMA: Complement Accumulator

# Addressing Modes in 8085

❖ There are **five** addressing modes in 8085.

- 1. Immediate Addressing Mode:** An immediate is transferred directly to the register.
  - ❑ E.g.: **MVI A, 30H** (30H is copied into the register A)
  - ❑ **MVI B,40H**(40H is copied into the register B).
- 2. Register Addressing Mode:** Data is copied from one register to another register.
  - ❑ E.g.: **MOV B, A** (the content of A is copied into the register B)
  - ❑ **MOV A, C** (the content of C is copied into the register A).
- 3. Direct Addressing Mode:** Data is directly copied from the given address to the register.
  - ❑ E.g.: **LDA 3000H** (The content at the location 3000H is copied to the register A).
- 4. Indirect Addressing Mode:** The data is transferred from the address pointed by the data in a register to other register.
  - ❑ E.g.: **MOV A, M** (data is transferred from the memory location pointed by the register to the accumulator).
- 5. Implied Addressing Mode:** This mode doesn't require any operand. The data is specified by opcode itself.
  - ❑ E.g.: **RAL, CMP**

# Addressing Modes in Microprocessor 8085

❖ Addressing mode: The Various formats of specifying the operands are called addressing modes.

## ✓ Immediate Addressing Mode

❑ In this Addressing mode, data (1byte/2bytes) specified in instruction is directly transferred into register.

Example:

MVI C,15H ; 15H will gets transferred to C  
LXI B,1000H ; 1000H will gets transferred to BC pair

## ✓ Register Addressing Mode

❑ In this Addressing mode, data is specified in registers.

Example:

MOV A,C ; C will gets copied into A  
INR D ; D will get incremented by 1

## ✓ Direct Addressing Mode

❑ In this Addressing mode, address of operand is specified in instruction.

Example:

LDA 1000H ; A will get data from 1000H address  
STA 1000H ; A will get stored at address 1000H

## ✓ Indirect Addressing Mode

❑ In this Addressing mode, the address of operand is stored in registers.

Example:

STAX B ; Store the content of A into address pointed by BC Pair  
INR M ; increment the content located by memory HL pair

## ✓ Implied/Implicit Addressing Mode

❑ In this Addressing mode, the operand is implied in instruction.

Example:

STC ; Set the carry flag  
CMC ; Complements the carry flag

# Addressing Modes in 8085

Q) What do you mean by addressing modes in microprocessor?  
Explain all the addressing modes of 8085  $\mu$ p with suitable example for each.

# Overview of the 8085 Instruction Set

- ❖ The 8085 microprocessor instruction set has **74 operation codes** that result in **246 instructions**.
  - ❖ The set includes all the 8080A instructions plus two additional instructions (SIM and RIM, related to serial I/o).
  - ❖ The following notations are used in the description of the instructions.

R = 8085 8-bit register (A, B, C, D, E, H, L)

M = Memory register (location)

$R_s$  = Register source

$R_d$  = Register destination (A, B, C, D, E, H, L)

$R_p$  = Register pair (BC, DE, HL, SP)

( ) = Contents of

# 1. Data Transfer (Copy) Instructions

❖ These instructions perform the following six operations.

- Load an 8-bit number in a register
- Load 16-bit number in a register pair
- Copy from register to register
- Copy between register and memory
- Copy between I/O and accumulator
- Copy between registers and stack memory

# 1. Data Transfer (Copy) Instructions

Mnemonics	Examples	Operation
<b>1.1</b> MVI R,** 8-bit	MVI B, 4FH	Load 8-bit data (byte) in a register
<b>1.2</b> MOY Rd, Rs**	MOV B, A MOV C, B	Copy data from source register Rs into destination register Rd
<b>1.3</b> LXI Rp,** 16-bit	LXI B, 2050H	Load 16-bit number in a register pair
<b>1.4</b> OUT 8-bit (port address)	OUT 01H	Send (write) data byte from the accumulator to an output device
<b>1.5</b> IN 8-bit (port address)	IN 07H	Accept (read) data byte from an input device and place it in the accumulator
<b>1.6</b> LDA 16-bit	LDA 2050H	Copy the data byte into A from the memory specified by 16-bit address
<b>1.7</b> STA 16-bit	STA 2070H	Copy the data byte from A into the memory specified by 16-bit address

# 1. Data Transfer (Copy) Instructions

Mnemonics	Examples	Operation
1.8 LDAX Rp	LDAX B	Copy the data byte into A from the memory specified by the address in the register pair
1.9 STAX Rp	STAX D	Copy the data byte from A into the memory specified by the address in the register pair
1.10 MOV R, M	MOV B, M	Copy the data byte into register from the memory specified by the address in HL register
1.11 MOV M, R	MOV M, C	Copy the data byte from the register into memory specified by the address in HL register

\*\*The letters R, Rd, Rs, Rp represent generic registers. In the 8085 instructions, these are replaced by registers such as A, B, C, D, E, H, and L or register pairs.

# 2. Arithmetic Instructions

❖ The frequently used arithmetic operations are:

- ❑ Add
- ❑ Subtract
- ❑ Increment (Add 1)
- ❑ Decrement (Subtract 1)

# 2. Arithmetic Instructions

Mnemonics	Examples	Operation
2.1 ADD R	ADD B	Add the contents of a register to the contents of A
2.2 ADI 8-bit	ADI 37H	Add 8-bit data to the contents of A
2.3 ADD M	ADD M	Add the contents of memory to A; the address of memory is in HL register
2.4 SUB R	SUB C	Subtract the contents of a register from the contents of A
2.5 SUI 8-bit	SUI 7FH	Subtract 8-bit data from the contents of A
2.6 SUB M	SUB M	Copy the data byte into A from the memory specified by 16-bit address
2.7 INR R	INR D	Increment the contents of a register

# 2. Arithmetic Instructions

Mnemonics	Examples	Operation
2.8 INR M	INR M	Increment the contents of memory, the address of which is in HL
2.9 DCR R	DCR E	Decrement the contents of a register
2.10 DCR M	DCR M	Decrement the contents of a memory, the address of which is in HL
2.11 INX Rp	INX H	Increment the contents of a register pair
2.12 DCX Rp	DCX B	Decrement the contents of a register pair

# 3. Logic and Bit Manipulation Instructions

❖ These instructions include the following operations:

- AND
- OR
- X-OR (Exclusive OR)
- Compare
- Rotate Bits

# 3. Logic and Bit Manipulation Instructions

Mnemonics	Examples	
3.1 ANA R	ANA B	Logically AND the contents of a register with the contents of A
3.2 ANI 8-bit	ANI 2FH	Logically AND 8-bit data with the contents of A
3.3 ANA M	ANAM	Logically AND the contents of memory with the contents of A; the address of memory is in HL register
3.4 ORA R	ORA E	Logically OR the contents of a register with the contents of A
3.5 ORI 8-bit	ORI 3FH	Logically OR 8-bit data with the contents of A
3.6 ORAM	ORAM	Logically OR the contents of memory with the contents of A; the address of memory is in HL register

# 3. Logic and Bit Manipulation Instructions

Mnemonics	Examples	Operation
3.7 XRA R	XRA B	Exclusive-OR the contents of a register with the contents of A
3.8 XRI 8-bit	XRI 6AH	Exclusive-OR 8-bit data with the contents of A
3.9 XRA M	XRA M	Exclusive-OR the contents of memory with the contents of A; the address of memory is in HL register
3.10 CMP R	CMP B	Compare the contents of register with the contents of A for less than, equal to, or greater than
3.11 CPI 8-bit	CPI 4FH	Compare 8-bit data with the contents of A for less than, equal to, or greater than

# 4. Branch Instructions

❖ The following instructions change the program sequence.

Mnemonics	Examples	Operation
4.1 JMP 16-bit address	JMP 20 50H	Change the program sequence to the specified 16-bit address
4.2 JZ 16-bit address	JZ 2080H	Change the program sequence to the specified 16-bit address if the Zero flag is set
4.3 JNZ 16-bit address	JNZ 2070H	Change the program sequence to the specified 16-bit address if the Zero flag is reset
4.4 JC 16-bit address	JC 2025H	Change the program sequence to the specified 16-bit address if the Carry flag is set
4.5 JNC 16-bit address	JNC 2030H	Change the program sequence to the specified 16-bit address if the Carry flag is reset

# 4. Branch Instructions

Mnemonics	Examples	Operation
<b>4.6</b> CALL 16-bit address	CALL 2075H	Change the program sequence to the location of a subroutine
<b>4.1</b> RET	RET	Return to the calling program after completing the subroutine sequence

# 5. Machine Control Instructions

- ❖ These instructions affect the operation of the processor.

Mnemonics	Examples	Operation
5.1 HLT	HLT	Stop processing and wait
5.2 NOP	NOP	Do not perform any operation

- ❖ This set of instructions is a representative sample; it does not include various instructions related to 16-bit data operations, additional jump instructions, and conditional Call and Return instructions.

# Classification of Instruction

- ❖ An instruction is a binary pattern designed inside a microprocessor to perform a specific function (task). The entire group of instructions called the **instruction set**.
- ❖ The entire group of instructions, called the **instruction set**, determines what functions the microprocessor can perform.
- ❖ The 8085 microprocessor includes the instruction set of its predecessor, the 8080A, plus two additional instructions.

# Classification of Instruction

- ❖ The 8085 instruction set can be classified in to 5- different groups.
  - **Data transfer group:** The instructions which are used to transfer data from one register to another register or register to memory and vice-versa.
  - **Arithmetic group:** The instructions which perform arithmetic operations such as addition, subtraction, increment, decrement etc.
  - **Logical group:** The instructions which perform logical operations such as AND, OR, XOR, COMPARE etc.
  - **Branching group:** The instructions which are used for looping and branching are called branching instructions like jump, call etc.
  - **Miscellaneous group:** The instructions relating to stack operation, controlling purposes such as interrupt operations are fall under miscellaneous group including machine control like HLT, NOP.

# Data Transfer group Instructions

- ❖ It is the longest group of instructions in 8085.
- ❖ This group of instruction **copy** data from a **source location** to **destination location** without modifying the contents of the source.
- ❖ The transfer of data may be between the registers or between register and memory or between an I/O device and accumulator.
- ❖ None of these instructions changes the flag.
- ❖ The instructions of this group are:

# Data Transfer Instructions in 8085

## ✓ **MOV R<sub>Destination</sub>, R<sub>Source</sub> [1 Byte]**

- It will transfer Data of Source register into Destination register.

Example:

MOV A,B ; B will get copied into A

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	None	1	4

## ✓ **MOV R<sub>Destination</sub>, M [1 Byte]**

- It will transfer Data of Memory (Located by HL pair) to Destination Register.

Example:

MOV A,M ; A = [HL]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	2	7

## ✓ **MVI R<sub>Destination</sub>, 8 bits Data [2 Byte]**

- It will transfer Data (Given in instruction) into Destination register.

Example:

MVI A,55H ; A = 55H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	2	7

## ✓ **MVI M, 8 bits Data [2 Byte]**

- It will transfer Data (Given in Instruction) into Memory located by HL pair.

Example:

MVI M,55H ; [HL] = 55H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	3	10

# Data Transfer Instructions in 8085

## ✓ LXI Rp,16 bits Data [3 Byte]

- ❑ It will transfer Data (2 Bytes) into register pair (BC, DE or HL).

Example:

LXI B,2350H ; B=23H & C=50H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	3	10

## ✓ LDA 16 bits Address [3 Byte]

- ❑ It will transfer data of given address into Accumulator register.

Example:

LDA 5000H ; A = [5000H]

Addressing Mode	Flags Effected	Machine Cycles	T States
Direct	None	4	13

## ✓ STA 16 bits Address [3 Byte]

- ❑ It will transfer Data of Accumulator into given Address of instruction.

Example:

STA A,5000H ; [5000H]=A

Addressing Mode	Flags Effected	Machine Cycles	T States
Direct	None	4	13

## ✓ LHLD 16 bits Address [3 Byte]

- ❑ It will load HL pair from given Memory Address given by instruction.

Example:

LHLD 5000H ; L=[5000H], H=[5001H]

Addressing Mode	Flags Effected	Machine Cycles	T States
Direct	None	5	16

# Data Transfer Instructions in 8085

## ✓ SHLD 16 bits Address [3 Byte]

- ❑ It will store HL pair into memory location specified in the instruction

Example:

SHLD 5000H ; [5000H]=L & [5001H]=H

Addressing Mode	Flags Effected	Machine Cycles	T States
Direct	None	5	16

## ✓ LDAX Rp [1 Byte]

- ❑ Accumulator is loaded with the content located by memory location pointed by Register Pair.

Example:

LDAX B ; A = [BC]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	2	7

## ✓ STAX Rp [1 Byte]

- ❑ Accumulator is stored at the location pointed by Register Pair.

Example:

STAX B ; [BC]=A

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	2	7

## ✓ PCHL [1 Byte]

- ❑ Program counter gets the content of HL Pair. It will create branch in the program.

Example:

PCHL ; PC=HL

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	None	1	6

# Data Transfer Instructions in 8085

## ✓ SPHL [1 Byte]

- ❑ Stack Pointer gets the content of HL register pair. It will relocate the stack.

Example:

SPHL ; SP=HL

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	None	1	6

## ✓ XCHG [1 Byte]

- ❑ It will exchange the content of HL and DE pair.

Example:

XCHG ; HL  $\longleftrightarrow$  DE

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	None	1	4

## ✓ XTHL [1 Byte]

- ❑ It will exchange content of HL pair with the content of SP and SP+1.

Example:

XTHL ; L  $\longleftrightarrow$  [SP] and H  $\longleftrightarrow$  [SP+1]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	5	16

# Arithmetic group Instructions

- ❖ The 8085 microprocessor performs various arithmetic operations such as addition, subtraction, increment and decrement.
- ❖ These arithmetic operations have the following mnemonics.

# Arithmetic Instructions in 8085

## ✓ ADD R [1 Byte]

- ❑ It will add Register R with A and answer will get stored in Accumulator.

Example:

ADD C ; A=Ai+C

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	ALL	1	4

## ✓ ADD M [1 Byte]

- ❑ It will add A with content pointed by memory (HL pair) and stores in Accumulator

Example:

ADD M ; A = Ai+[HL]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	All	2	7

## ✓ ADI 8bits Data [2 Byte]

- ❑ It will add A with 8 bits data given in instruction and answer will get stored in Accumulator.

Example:

ADI 55H ; A=Ai+55H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	All	2	7

## ✓ ADC R [1 Byte]

- ❑ It will add A with given register R along with Carry and answer will store in Accumulator.

Example:

ADC C ; A=Ai+C+Carry

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	All	1	4

# Arithmetic Instructions in 8085

## ✓ ADC M [1 Byte]

- ❑ It will add A with data pointed by HL pair along with carry and answer will get stored in Accumulator.

Example:

ADC M ; A=Ai+[HL]+Carry

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	ALL	2	7

## ✓ ACI 8bits data [2 Byte]

- ❑ It will add A with data given in instruction along with carry and stores in Accumulator.

Example:

ACI 55H ; A = Ai+55H+Carry

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	All	2	7

- ✓ Similarly, Subtraction also done with
- ✓ SUB R [1 Byte]
- ✓ SUB M [1 Byte]
- ✓ SUI 8bits data [2 Byte]
- ✓ SBB R [1 Byte]
- ✓ SBB M [1 Byte]
- ✓ SBI 8bits data [2 Byte]

# Arithmetic Instructions in 8085

## ✓ INR R [1 Byte]

- It will increment the value of given register by 1.  
Answer will be there in same register.

Example:

INR C ; C=C<sub>i</sub>+1

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	All except C	1	4

## ✓ INR M [1 Byte]

- It will increment the value of content pointed by HL pair and load it at same location.

Example:

INR M ; [HL]=[HL]<sub>i</sub>+1

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	All except C	3	10

## ✓ INX Rp [1 Byte]

- It will increment the value of register pair by 1 and stores in same register pair.

Example:

INX H ; HL = HL<sub>i</sub> + 1

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	None	1	6

## ✓ Similarly, Decrement also done with

- ✓ DCR R [1 Byte]
- ✓ DCR M [1 Byte]
- ✓ DCX Rp [1 Byte]

# Arithmetic Instructions in 8085

## ✓ DAD Rp [1 Byte]

- It will add HL pair with given register pair and answer will get stored with HL pair.

Example:

DAD B ; HL = HLI + BC

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	C	3	10

- It will execute opcode fetch and two machine cycle will be Bus idle.

## ✓ DAA [1 Byte] (Decimal Adjust Accumulator)

- This instruction is used to get answer in BCD form.
- It will do addition in form of decimal form.
- It is implied addressing mode and work strictly with register A.
- If Lower Nibble > 9 or AC = 1 then add 06H.
- If Higher Nibble > 9 or CY = 1 then add 60H.

Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	All	1	4

- Let say we want to add (55)bcn and (55)bcn.
- To do that in 8085 execute these instructions
- MVI A,55H
- MVI B,55H
- ADD B
- DAA



$$55H + 55H = AAH$$

$$AAH + 06H + 60H = 110H$$

# Addition operation in 8085

- 8085 performs addition with 8-bit binary numbers and stores the result in accumulator. If the sum is greater than 8-bits (FFH), it sets the carry flag.

E.g. MVI A, 93H

MVI C, B7H

ADD C

$$\begin{array}{r} 10110111 \\ +10010011 \\ \hline 101001010 \end{array} \quad \begin{array}{r} B7 \\ +93 \\ \hline 14A \end{array}$$

Diagram showing the addition of 93H (1001 0011) and B7H (1011 0111) to produce 14AH (1010 0101). The carry flag (CY) is set to 1, indicated by an arrow pointing to the carry bit in the result and the carry input of the adder.

# Subtraction operation in 8085

- ❖ 8085 performs subtraction operation by using 2's complement and the steps used are:
    - 1) Converts the subtrahend (the number to be subtracted) into its 1's complement.
    - 2) Adds 1 to 1's complement to obtain 2's complement of the subtrahend.
    - 3) Adds 2's complement to the minuend (the contents of the accumulator).
    - 4) Complements the carry flag.

# Subtraction operation in 8085

B=97H, A=65H

97H: 1 0 0 1 0 1 1 1

MVI B, 65H 1's complement of 97H : 0 1 1 0 1 0 0 0

SUB B

+1

2's Complement of 97H: 0 1 1 0 1 0 0 1

65H: +0 1 1 0 0 1 0 1

0 1 1 0 0 1 1 1 0

**CY**

(Result in 2's complement form)

**CY=1,**

**A= CE:**

1's complement:

1 1 0 0 1 1 1 1 0

0 0 1 1 0 0 0 0 1

2's complement:

0 0 1 1 0 0 0 1 0

32

# Logical group Instructions

- ❖ A microprocessor is basically a programmable logic chip.
- ❖ It can perform all the logic functions of the hardwired logic through its instruction set.
- ❖ The 8085 instruction set includes such logic functions as AND, OR, XOR and NOT (Complement).
- ❖ The following features hold true for all logic instructions:
  - The instructions implicitly assume that the accumulator is one of the operands.
  - All instructions reset (clear) carry flag except for complement where flag remain unchanged.
  - They modify Z, P & S flags according to the data conditions of the result.
  - Place the result in the accumulator.
  - They do not affect the contents of the operand register.

# Logical Instructions in 8085

## ✓ ANA R [1 Byte]

- ❑ It will perform Logic AND operation of A with register R and answer will gets store in Accumulator.

Example:

ANA C ; A = Ai AND C

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	ALL	1	4

## ✓ ANA M [1 Byte]

- ❑ It will perform Logic AND operation of A with Memory M (data pointed by HL) and answer will gets store in A.

Example:

ANA M ; A = Ai AND [HL]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	All	2	7

## ✓ ANI 8bits Data [2 Byte]

- ❑ It will perform Logic AND operation of A with data and answer will gets store in Accumulator.

Example:

ANI 55H ; A = Ai AND 55H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	All	2	7

✓ Similarly Logic OR and XOR can be done by:

## ✓ ORA R [1 Byte]

## ✓ ORA M [1 Byte]

## ✓ ORI 8bits data [2 Byte]

## ✓ XRA R [1 Byte]

## ✓ XRA M [1 Byte]

## ✓ XRI 8bits data [2 Byte]

# Logical Instructions in 8085

## ✓ CMP R [1 Byte]

❑ It will compare Accumulator with Register R.

Example:

CMP C ; It will compare A and C.

Conclusion	Zero Flag	Carry Flag
A>C	0	0
A<C	0	1
A=C	1	0

Addressing Mode	Flags Effected	Machine Cycles	T States
Register	ALL	1	4

✓ Similarly, Comparison can done by:

## ✓ CMP M [1 Byte]

## ✓ CPI 8bits data [2 Byte]



# Logical Instructions in 8085

## ✓ STC [1 Byte]

- It will Set carry flag to 1.

Example:

STC ; Carry Flag = 1

Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	C	1	4

## ✓ CMC [1 Byte]

- Complement Carry Flag

Example:

CMC ;  $CY = \overline{CY_i}$

Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	C	1	4

## ✓ CMA [1 Byte]

- It will compliment Accumulator.
- It will do 1's complement of Accumulator.

Example:

CMA ;  $A = 1's \text{ Complement of } A_i$

Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	None	1	4

✓ CMA is working as logic NOT operation.

✓ So, AND followed by NOT will make NAND.


✓ So, OR followed by NOT will make NOR.

✓ So, XOR followed by NOT will make XNOR.

# Logical Instructions in 8085

## ✓ RLC [1 Byte] (Rotate Accumulator Left without Carry)


- The content of Accumulator rotated Left by 1.
- MSB goes to Carry and LSB after Instruction.



Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	Carry	1	4

## ✓ RAL [1 Byte] (Rotate Accumulator Left Through Carry)


- The content of Accumulator rotated Left by 1.
- MSB goes to Carry and Carry goes to LSB.



Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	Carry	1	4

## ✓ RRC [1 Byte] (Rotate Accumulator Right without Carry)


- The content of Accumulator rotated Right by 1.
- MSB goes to Carry and LSB after Instruction.



Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	Carry	1	4

## ✓ RAR [1 Byte] (Rotate Accumulator Right Through Carry)

- The content of Accumulator rotated Right by 1.
- MSB goes to Carry and LSB after Instruction.



Addressing Mode	Flags Effected	Machine Cycles	T States
Implied	Carry	1	4

# Binary to Gray Code Conversion: 8085 ALP

LDA C050H

MOV B, A


RAR

XRA B

STA C051H

HLT

# Gray to Binary Code Conversion: 8085 ALP



# Gray to Binary Code Conversion: 8085 ALP

LDA C050H	LDA C050H
MOV D, A	MOV D, A
MVI C, 07H	MVI C, 07H
Up: STC	UP: RAR
CMC	XRA D
RAR	DCR C
XRA D	JNZ UP
DCR C	STA C051H
JNZ Up	HLT
STA C051H	
HLT	

# Branching group Instructions

- ❖ The branching instructions instruct the microprocessor to go to a **different memory location** and the microprocessor continues executing machine codes from that new location.
- ❖ The branching instructions are the most powerful instructions because they allow the microprocessor to change the sequence of a program, either unconditionally or under certain test conditions.
- ❖ The branching instruction code categorized in following three groups:
  - ❑ **Jump instructions**
  - ❑ **Call and return instruction**
  - ❑ **Restart instruction**

# Branch Control Instructions in 8085

## ✓ JMP 16 bits Address [3 Byte]

- It will load PC to given 16bits address in Instruction.
- It is unconditional Jump instruction.

Example:

JMP 5000H ; PC = 5000H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	3	10

## ✓ JZ 16 bits Address [3 Byte]

- It will load PC to given 16bits address in Instruction If Zero flag is set to '1'.

Example:

JZ 5000H ; If Zero Flag = 1, PC = 5000H

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	2/3	7/10

## ✓ Similarly, There are other conditional Jump Instructions.

- JZ 16 bits Address [3 Bytes]
- JNZ 16 bits Address [3 Bytes]
- JC 16 bits Address [3 Bytes]
- JNC 16 bits Address [3 Bytes]
- JPO 16 bits Address [3 Bytes]
- JPE 16 bits Address [3 Bytes]
- JP 16 bits Address [3 Bytes]
- JM 16 bits Address [3 Bytes]

# Branch Control Instructions in 8085

## ✓ CALL 16 bits Address [3 Byte]

- It will load PC to given 16bits address in Instruction.
- It is also loading current PC on stack.

Example:

CALL 5000H ; PC = 5000H, Old PC on Stack

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	5	18

## ✓ CZ 16 bits Address [3 Byte]

- It will CALL if Zero flag is set to '1'.
- It is conditional CALL instruction.

Example:

CZ 5000H ; If Zero Flag = 1, PC = 5000H, Old PC on Stack

Addressing Mode	Flags Effected	Machine Cycles	T States
Immediate	None	2/5	9/18

## ✓ Similarly, There are other conditional CALL Instructions.

- CZ 16 bits Address [3 Bytes]
- CNZ 16 bits Address [3 Bytes]
- CC 16 bits Address [3 Bytes]
- CNC 16 bits Address [3 Bytes]
- CPO 16 bits Address [3 Bytes]
- CPE 16 bits Address [3 Bytes]
- CP 16 bits Address [3 Bytes]
- CM 16 bits Address [3 Bytes]

## ✓ Similarly, RST instructions are there for Interrupt service.

- |                                       |                                       |
|---------------------------------------|---------------------------------------|
| <input type="checkbox"/> RST0 – 0000H | <input type="checkbox"/> RST5 – 0028H |
| <input type="checkbox"/> RST1 – 0008H | <input type="checkbox"/> RST6 – 0030H |
| <input type="checkbox"/> RST2 – 0010H | <input type="checkbox"/> RST7 – 0038H |
| <input type="checkbox"/> RST3 – 0018H |                                       |
| <input type="checkbox"/> RST4 – 0020H |                                       |



# Branch Control Instructions in 8085

## ✓ RET [1 Byte]

- ❑ It will retrieve PC from Stack, It is used to get back from subroutine. It is used with RST and CALL.

Example:

RET ; PCL = [SP], PCH = [SP+1]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	3	10

## ✓ RZ [1 Byte]

- ❑ It will retrieve PC from Stack if Z = 1, It is used to get back from subroutine. It is used with RST and CALL.

Example:

RZ ; PCL = [SP], PCH = [SP+1]

Addressing Mode	Flags Effected	Machine Cycles	T States
Indirect	None	1/3	6/12

## ✓ Similarly, There are other conditional RET Instructions.

- ❑ RZ [1 Byte]
- ❑ RNZ [1 Byte]
- ❑ RC [1 Byte]
- ❑ RNC [1 Byte]
- ❑ RPO [1 Byte]
- ❑ RPE [1 Byte]
- ❑ RP [1 Byte]
- ❑ RM [1 Byte]

# Writing Mnemonics and Assembling Hex Code

Illustrative Program: Assembly

Column 1		Column 3	
Instructions	Memory Addresses	Hex Code	Comments
LDA 2051H	2030	3A	Copy the first byte, 49H, from memory location 2051H into A
	2031	51	
	2032	20	
MOV B, A	2033	47	Save the first byte in B
LDA 2052H	2034	3A	Copy the second byte, 9FH, from memory location 2052H into A
	2035	52	
	2036	20	
SUB B	2037	90	Subtract 49H from 9FH and save the result in A
STA 2053H	2038	32	Save the result in memory location 2053H
	2039	53	
	203A	20	
HLT or RST7	203B	76/FF	End of the program
	2051	49	
	2052	9F	These data bytes must be manually loaded; they are not part of writing the program
	2053	00	

# 8085 program to add two 8 bit numbers with Carry

MVI C, 00H	LXI H, 2000H
LDA 4300H	MOV A, M
MOV B, A	INX H
LDA 4301H	MOV B, M
ADD B	MVI C, 00H
JNC loop	ADD B
INR C	JNC down
loop: STA 4302	INR C
MOV A, C	INX H
STA 4303	down: MOV M, A
HLT	INX H
	MOV M, C
	HLT

# Packing of BCD Numbers

## Input Data

Memory Address(H)	Data(H)
C200	04
C201	09

## RESULT

Memory Address(H)	Data(H)
C300	94

## PROGRAM:

```
LDA C201H
RLC
RLC
RLC
RLC
ANI F0H
MOV C, A
LDA C200H
ADD C
STA C300H
HLT
```

# Unpacking of BCD Numbers

## Input Data

Memory Address(H)	Data(H)
C200	58

## PROGRAM:

```
LDA C200H
ANI F0H
RLC
RLC
RLC
STA C300H
LDA C200H
ANI 0FH
STA C301H
HLT
```

## RESULT


Memory Address(H)	Data(H)
C300	08
C301	05

# Assignment

Q) Explain the instructions that fall in data transfer, arithmetic and logical groups with example. Show how the flags are affected by each instruction. [10]

# ALP with 8085

Q1) WAP to move 10 bytes of data from starting address 9500 H to 9600H.



# ALP with 8085

**Q1) WAP to move 10 bytes of data from starting address 9500 H to 9600H.**

**Solution:**

MVI C, 0AH

LXI H, 9500H

LXI D, 9600H

up: MOV A, M

STAX D ; Store the contents of accumulator to register pair.

INX H ; Increment the register pair HL by 1

INX D ; Increment the register pair DE by 1

DCR C

JNZ up

HLT

# ALP with 8085

Q2) Write to transfer 30 data starting from 8500 to 9500H if data is odd else store 00H.

Solution:

MVI B, 1EH  
LXI H, 8500H  
LXI D, 9500H

MVI C,1E  
LXI H,2500  
LXI D,2600

L2: MOV A, M  
ANI 01H  
JNZ L1 ; If data is odd then go to L1.  
MVI A, 00H  
JMP L3

UP: MOV A,M  
MOV B,A  
RRC  
JC DOWN  
MVI B,00

L1: MOV A, M  
L3: STAX D  
INX D  
INX H  
DCR B  
JNZ L2  
HLT

DOWN: MOV A,B  
STAX D  
INX H  
INX D  
DCR C  
JNZ UP  
HLT

# Miscellaneous group Instructions

- ❖ This group of instructions are also called **Stack Operation, I/O and Machine Control Instructions group.**

# Stack in 8085

- ❖ The **stack** in an 8085 can be described as a reserved area of the memory in the R/W memory where we can store **temporary information**.
- ❖ It is a **shared resource** as it can be shared by the **microprocessor** and the **programmer**.
- ❖ **Programmers** use the stack to **store data** and the **microprocessors** use the stack to **execute subroutines**.
- ❖ The 8085 has a **16-bit** register known as the **Stack Pointer**.
- ❖ The function of the **stack pointer** is to hold the **starting address** of the stack. This address can be decided by the **programmer**.

# Stack in 8085

- ❖ The stack operates on the **Last In, First Out (LIFO)** principle.
- ❖ The location of the most recent data on the stack is known as the **TOP of the stack**.
- ❖ The stack pointer always points to the top of the stack.
- ❖ Contents can be stored in the stack using the **PUSH** instruction and can restore the contents by using the instruction **POP**.

# Stack in 8085

MNEMONIC	DESCRIPTION
LXI SP, 16-bit	Load the stack pointer register with a 16-bit address.
PUSH R <sub>p</sub>	Copies the contents of the specified register pair on the stack
POP R <sub>p</sub>	Copies the contents of the top two memory locations of the stack into the specified register pair.

# PUSH and POP Operation in 8085

## 1. PUSH Rp/PSW

This is a 1-byte instruction. This instruction copies the contents of the specified register pair on the stack as described below:

- ❖ The stack pointer is decremented and the contents of the higher-order register are copied to the location shown by the stack pointer register.
- ❖ The stack pointer is again decremented and the contents of the low-order register are copied to that location.

## 2. POP Rp/PSW

This is a 1-byte instruction. This instruction copies the contents of the top two memory locations of the stack into the specified register pair.

- ❖ First, the contents of the memory location indicated by the stack pointer register are copied into the low-order register and then the stack pointer register is incremented by 1.
- ❖ The contents of the next memory location are copied into the high-order register and the stack pointer register is again incremented by 1.

# PUSH and POP Operation in 8085

## ❖ Example:

**LXI SP, 2099H**

**LXI H, 42F2H**

**PUSH H**


**Delay Counter**

**POP H**

**HLT**

❖ The instruction **LXI SP, 2099H** will initialize the stack pointer with the address of **2099H**.


❖ **LXI H, 42F2H** will initialize or load **HL register pair** with **42F2H** data so **H = 42** and **L = F2**.



# PUSH and POP Operation in 8085

- ❖ After the execution of **PUSH H** instruction the stack pointer is decreased by one to **2098H** and the contents of the H register are copied to memory location **2098H**.
- ❖ The stack pointer is again decreased by one to **2097H** and the contents of the L register are copied to memory location **2097H**.

# PUSH and POP Operation in 8085




Contents of Stack and Registers After PUSH Operation

# PUSH and POP Operation in 8085

- ❖ After the execution of **POP H** instruction, the contents of the top of the stack location shown by the stack pointer are copied in the **L** register and the stack pointer is increased by one to **2098H**.
- ❖ The contents of the top of the stack are copied in the **H** register and the stack pointer is increased by one.
- ❖ The contents of the memory locations **2097H** and **2098H** are not destroyed until some other data bytes are stored in these locations.


# PUSH and POP Operation in 8085




Contents of Stack and Registers After POP Operation

# Stack in 8085


- ❖ Basics of Stack in 8085
- ❖ Stack is R/W memory interfaced with 8085.
- ❖ To operate with stack memory, 8085 has stack pointer.
- ❖ Stack pointer hold address of top of Stack.
- ❖ Using PUSH and POP instructions, we can use stack.
- ❖ It works as per LAST IN FIRST OUT.
- ❖ PUSH B [Opcode C5H] Instruction execution in 8085



- ❖ POP H [Opcode E1H] Instruction execution in 8085





- ❖ Uses of Stack in 8085
- 1. To store data in 8085
  - ❑ Microprocessor has limited numbers of registers available for programming. [A, B, C, D, E, H & L]
  - ❑ So, we push can PUSH data on stack to perform complicated task and again we can take it back by POP instruction.
- 2. To store return address in CALL instruction



- 3. To read and write flags in 8085

- ❖ PUSH PSW
- ❖ POP B



# ALP Example of Stack Operation

E.g.:

LXI SP, 1FFFH

LXI H, 9320H

LXI B, 4732H

LXI D, ABCDH

MVI A, 34H

PUSH H

PUSH B

PUSH D

PUSH PSW

POP H

POP B

POP D

POP PSW

HLT

## BEORE EXECUTION

H = 93 L = 20

B = 47 C = 32

D = AB E = CD

A = 34 F = 10

## AFTER EXECUTION

H = 34 L = 10

B = AB C = CD

D = 47 E = 32

A = 93 F = 20

Note: STACK Works in LIFO (Last In First Out) manner.

# Miscellaneous group Instructions

## Interrupt related Instructions;

- ❖ **SIM** – Set Interrupt Mask
- ❖ **RIM** – Read Interrupt Mask
- ❖ **DI** – Disable Interrupt
- ❖ **EI** – Enable Interrupt


# Miscellaneous group Instructions

## Interrupt related Instructions;

❖ **Set Interrupt Mask (SIM)**: In 8085 Instruction set, SIM stands for “Set Interrupt Mask”. It is 1-Byte instruction and it is a multi-purpose instruction.

❖ The main uses of SIM instruction are


- Masking/unmasking of RST7.5, RST6.5, and RST5.5
- Reset to 0 RST7.5 flip-flop.
- Perform serial output of data.



# Miscellaneous group Instructions

## Interrupt related Instructions;

- ❖ **Read Interrupt Mask (RIM)** : In 8085 Instruction set, RIM stands for “Read Interrupt Mask”. It is a 1-Byte multi-purpose instruction.
- ❖ It is used for the following purposes
  - ❑ To check whether RST7.5, RST6.5, and RST5.5 are masked or not.
  - ❑ To check whether interrupts are enabled or not.
  - ❑ To check whether RST7.5, RST6.5, or RST5.5 interrupts are pending or not.
  - ❑ To perform serial input of data.



# Miscellaneous group Instructions

S. N.	Sim Instruction	Rim Instruction
1	SIM stands for Set Interrupt Mask.	RIM stands for Read Interrupt Mask.
2	It is responsible for masking/unmasking of RST 7.5, RST 6.5 and RST 5.5.	It checks whether RST 7.5, RST 6.5, RST 5.5 are masked or not.
3	It resets to 0 RST 7.5 flip flop.	It checks whether interrupts are enabled or not and to check whether RST 7.5, RST 6.5 or RST 5.5 interrupts are pending or not.
4	The content of the Accumulator decides the action to be taken. So before executing the SIM instruction, it is mandatory to initialize Accumulator with the required value.	The contents of the Accumulator after the execution of the RIM instruction provide this information. Thus, it is essential to look into the Accumulator contents after the RIM instruction is executed.
5	SIM instruction can be used for serial output of data.	RIM instruction can be used for serial input of data.
6	Its opcode(in Hex) is 30.	Its opcode(in Hex) is 20.
7	Takes a byte operand	Takes no operand
8	Sets the corresponding bits in the Interrupt Mask Register (IMR) based on the operand	Copies the current value of the IMR to the accumulator
9	Enables or disables interrupts selectively	Reads the current interrupt status
10	SIM instruction changes the contents of the IMR	RIM instruction does not modify any registers or flags
11	SIM instruction is used for setting the mask register before an interrupt is enabled	RIM instruction is used for reading the mask register during interrupt service routine
12	8/6/2024 SIM instruction affects the maskability of the interrupts	Yatru Harsha Hiski RIM instruction does not affect the maskability of the interrupts

# SIM and RIM Instruction in 8085


## ✓ SIM Instruction in 8085

- SIM is Set Interrupt Mask.
- It is operated with Accumulator. We load A here.
- Example :

MVI A, C1H ; SIM command is 1100 0001

SIM

### ❖ SIM Command




## ✓ RIM Instruction in 8085

- RIM is Read Interrupt Mask.
- It is operated with Accumulator. We read A here.
- Example :

RIM

If A = 88H, RIM command is 1000 1000

### ❖ RIM Command



# Miscellaneous group Instructions

## Interrupt related Instructions;

### 1. DI: Disable Interrupts

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
DI	None	1	1	4	F3

- ❑ After execution of this instruction the **Interrupt Enable** flipflop is reset and all the interrupts except the **TRAP** are disabled.
- ❑ No flags are affected.
- ❑ This instruction is commonly used when the execution of a code sequence cannot be interrupted.
- ❑ For example, in critical time delays, this instruction is used at the beginning of the program and the interrupts are enabled at the end of the program.
- ❑ The 8085 **TRAP** cannot be disabled.

# Miscellaneous group Instructions

## Interrupt related Instructions;

### 2. EI: Enable Interrupts

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
EI	None	1	1	4	FB

- ❑ After execution of this instruction the **Interrupt Enable** flipflop is set and all the interrupts are **enabled**.
- ❑ No flags are affected.
- ❑ After a system reset or the acknowledgement of an interrupt, the **Interrupt Enable** flip-flop is reset, thus disabling the interrupts.
- ❑ This instruction is necessary to re-enable the interrupts (except TRAP).

# Miscellaneous group Instructions

## Machine Control Instructions;

- ❖ **NOP** – No Operation
- ❖ **HLT** – Halt the program

# Miscellaneous group Instructions

## ❖HLT: Halt and Enter Wait State

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
HLT	None	1	2 or more	5 or more	76

- ❑ The MPU finishes the current instruction and halts(stops) any further execution
- ❑ The **contents of the registers are unaffected** during HLT state.
- ❑ An interrupt or reset is necessary to exit from the Halt state.
- ❑ No flags are affected.

## ❖NOP: No Operation

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
NOP	None	1	1	4	00

- ❑ No operation is performed
- ❑ Instruction is fetched and decoded; however, no operation is executed.
- ❑ The instruction is used to fill in time delays or to delete and insert instructions while troubleshooting.
- ❑ It does not affect the registers and flags

# Miscellaneous group Instructions

## Peripheral Input/Output Instructions;

- ✓ The 8085 microprocessor has two instructions for data transfer between the processor and I/O device: IN and OUT.

### ❖ IN 8-bit Port Address: Input Data to Accumulator from a Port with 8-bit Address

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
IN	8-bit port address	2	3	10	DB

- ❑ The contents of the input port(00H-FFH) designated in the operand are read and loaded into the accumulator.
- ❑ E.g.: IN 40H; A ← [40H]

### ❖ OUT 8-bit Port Address: Output Data from Accumulator to a Port with 8-bit Address

Opcode	Operand	Bytes	M-Cycles	T-States	Hex Code
OUT	8-bit port address	2	3	10	D3


- ❑ The contents of the accumulator are copied into the output port specified by the operand.
- ❑ E.g.: OUT 01H; [01H] ← A

# ALP with 8085

## PROBLEM STATEMENT

Sixteen bytes of data are stored in memory locations at XX50H to XX5FH. Transfer the entire block of data to new memory locations starting at XX70H.

# ALP with 8085



# ALP with 8085

## PROGRAM

Memory Address	Hex Code	Label	Instructions		Comments
			Opcode	Operand	
XX00	21	START:	LXI	H,XX50H	;Set up HL as a
01	50				; pointer for source
02	XX				; memory
03	11		LXI	D,XX70H	;Set up DE as
04	70				; a pointer for
05	XX				; destination
06	06		MVI	B,10H	;Set up B to count
07	10				; 16 bytes
08	7E	NEXT:	MOV	A,M	;Get data byte from
09	12		STAX	D	; source memory
0A	23		INX	H	;Store data byte at
0B	13		INX	D	; destination
0C	05		DCR	B	;Point HL to next
0D	C2		JNZ	NEXT	; source location
0E	08				;Point DE to
0F	XX				; next destination
10	76		HLT		;One transfer is
					; complete,
					; decrement count
					;If counter is not 0,
					; go back to transfer
					; next byte
					;End of program
XX50	37				;Data
XX5F		Yatru Harsha Hiski			
		98			

# ALP with 8085

Memory locations 2050H and 2051H contain 3FH and 42H, respectively, and register pair DE contains 856FH. Write instructions to exchange the contents of DE with the contents of the memory locations.

Example  
10.3

Before Instructions:

Memory		
D	85	6F
E	3F	2050
	42	2051

## Instructions

### Machine

### Code

### Mnemonics

2A      LHLD 2050H

50

20

EB      XCHG

22      SHLD 2050H

50

20

H	42	3F	L
D	42	3F	E
H	85	6F	L

3F 2050

42 2051

3F 2050

42 2051

6F 2050

85 2051

# ALP with 8085

## Example 10.4

Registers BC contain 2793H, and registers DE contain 3182H. Write instructions to add these two 16-bit numbers, and place the sum in memory locations 2050H and 2051H.

Before instructions:

B	27	93	C
D	31	82	E

## Instructions

MOV A,C  
ADD E  
MOV L,A  
MOV A,B  
ADC D  
MOV H,A  
SHLD 2050H

A	93	F	93H
A	15	F	+ 82H
H	15	L	1/15H
			27H
			+ 31H
H	59	L	59H

# ALP with 8085

Example  
10.5

Registers BC contain 8538H and registers DE contain 62A5H. Write instructions to subtract the contents of DE from the contents of BC, and place the result in BC.

## Instructions

MOV A,C	(B)	85	38	(C)
SUB E			-	
MOV C,A	(D)	62	A5	(E)
MOV A,B		-1	1/93	
SBB D	(B)	22	93	(C)
MOV B,A				

# ALP with 8085

Write instructions to display the contents of the stack pointer register at output ports.

Example  
10.6

---

## Instructions

LXI H,0000H	;Clear HL
DAD SP	;Place the stack pointer contents in HL
MOV A,H	;Place high-order address of the stack pointer in the accumulator
OUT PORT1	
MOV A,L	;Place low-order address of the stack pointer in the accumulator
OUT PORT2	

The instruction DAD SP adds the contents of the stack pointer register to the HL register pair, which is already cleared. This is the only instruction in the 8085 that enables the programmer to examine the contents of the stack pointer register.

# BCD-TO-BINARY(HEX) CONVERSION

- ❖ The conversion of a BCD number into its binary equivalent employs the principle of *positional weighting* in a given number
- ❖ For example:  $72_{10} = 7*10 + 2$
- ❖ The digit 7 represents 70, based on its second position from the right . Therefore, converting  $72_{BCD}$  into its binary equivalent requires multiplying the second digit by 10 and adding the first digit.
- ❖ Converting a 2-digit BCD number into its binary equivalent requires the following steps:
  - ❑ Step-1: Separate an 8-bit packed BCD number into two 4-bit unpacked BCD digits:  $BCD_1$  and  $BCD_2$ .
  - ❑ Step-2: Convert each digit into its binary value according to its position
  - ❑ Add both binary numbers to obtain the binary equivalent of the BCD number.

# BCD-TO-BINARY(HEX) CONVERSION

❖ **EXAMPLE:** Convert  $72_{BCD}$  into its binary equivalent.

**Solution:**

**Step 1:**  $0111\ 0010 \rightarrow 0000\ 0010$  Unpacked  $BCD_1$ .  
 $\rightarrow 0000\ 0111$  Unpacked  $BCD_2$ .

**Step 2:** Multiply  $BCD_2$  by 10 ( $7 \times 10$ )

**Step 3:** Add  $BCD_1$  to the answer in Step 2

# BCD-TO-BINARY(HEX) CONVERSION

## ❖ PROGRAM

LDA 3000H	MOV D, A
MOV B, A	XRA A
ANI 0FH	MVI E, 0AH
MOV C, A	UP: ADD D
MOV A, B	DCR E
ANI F0H	JNZ UP
RRC	ADD C
RRC	STA 3001H
RRC	HLT
RRC	

# BINARY (HEX)-TO-BCD CONVERSION

- ❖ The conversion of binary to BCD is performed by dividing the number by the powers of ten; the division is performed by the subtraction method.

For example, assume the binary number is

$$1111 \ 1111_2 \text{ (FFH)} = 255_{10}$$

- ❖ To represent this number in BCD requires twelve bits or three BCD digits, labeled here as  $BCD_3$  (MSB),  $BCD_2$ , and  $BCD_1$  (LSB).

$$\begin{array}{ccc} = 0010 & 0101 & 0101 \\ BCD_3 & BCD_2 & BCD_1 \end{array}$$

# BINARY-TO-BCD CONVERSION

## ❖PROGRAM:

	LDA 5000H	<b>TENS:</b>	CPI 0AH
	MVI B,00H		JC <b>UNITS</b>
	MOV C,B		SUI 0AH
			INR C
<b>HUND:</b>	CPI 64H		JMP <b>TENS</b>
	JC <b>TENS</b>	<b>UNITS:</b>	STA 5001H ;storing units place BCD value at 5001H
	SUI 64H		MOV A,C
	INR B		STA 5002H ;storing tens place BCD value at 5002H
	JMP <b>HUND</b>		MOV A,B
			STA 5003H ;storing hundreds place BCD value at
		5003H	HLT

# BINARY-TO-ASCII HEX CODE CONVERSION

## ❖ Concept:

- ❑ If the ASCII Character value is  $< 0AH$ ; add **30H** to that value
- ❑ If the ASCII Character value is  $\geq 0AH$ ; add **37H** to that value

## ❖ We Know; ASCII characters(0-9,A-F) equivalent HEX value is

### ALP:

LDA 5000H

CPI 0AH

JC **skip**

ADI 07H

**skip:** ADI 30H

STA 5001H

HLT

ASCII Character	HEX Value
0	30H
.	.
.	.
.	.
9	39H
A	41H
.	.
.	.
.	.
F	46H

# ASCII HEX- TO- BINARY CODE CONVERSION

## ❖Concept:

- ❑ Subtract **30H** from given HEX value
- ❑ If the HEX value is **<0AH**; store the result
- ❑ If the HEX value is  **$\geq 0AH$** ; subtract **07H** to the previous result

## ALP:

LDA 5000H

SUI 30H

CPI 0AH

JC **skip**

SUI 07H

**skip:** STA 5001H

HLT

# Counters and Time Delays in 8085

- ❖ Microprocessors perform different operations in sequence and one operation at a time. To complete an operation, some time is required.
- ❖ When some time delay is required between two operations, a Time Delay Loop in Microprocessor is used to provide it.
- ❖ Time delay can be generated using a **register** or a **register pair** or a **nested loop** or **NOP** instruction.
- ❖ Initially, a register is loaded with an **operand** or **number**, depending on the time delay required, and then the number is decremented until it reaches **zero** setting up a loop with a conditional jump instruction. So a conditional jump instruction is used in a delay loop to come out from the loop.
- ❖ Figure 4.9 shows the flowchart of time delay loop using **One register**.

# Counters and Time Delays in 8085




Fig. 4.9 Flowchart for time delay using a register




Fig. 4.10 Flowchart for time delay using register pair

# Calculation of Time Delay Using NOP

Program	Time(T-State)
Delay: NOP	$4T$

$\therefore \text{Max. Time Delay}(T_D) = 4T$   
 $= 1.333 \mu \text{ sec}; \text{ if operating frequency}(f) = 3 \text{ MHz}$

# Calculation of Time Delay Using a Register

Program	Time(T-state)
Delay: MVI B, Count LOOP: DCR B JNZ LOOP RET	<b>7T</b> <b>4T</b> <b>10T(if cond<sup>n</sup> true)/7T(false)</b> <b>10T</b>

$\therefore \text{Max. Time Delay}(T_D) = 7T + (4T + 10T) * \text{Count} - 3T + 10T$  ; here Count is a 8-bit data  
=  $3584T$ ; if Count =  $FF_H = 255_{10}$   
= 1.19 msec; if operating frequency(f) = 3 MHz

# Calculation of Time Delay Using Register Pair

Program	Time (T-States)
Delay: B, Count	<b>10T</b>
LOOP: DCX B	<b>6T</b>
MOV A,B	<b>4T</b>
ORA C	<b>4T</b>
JNZ LOOP	<b>10T (if true)/ 7T(if false)</b>
RET	<b>10T</b>

$\therefore \text{Max Time Delay}(T_D) = 10T + (6T+4T+4T+10T)*\text{Count} - 3T + 10T$  ; here Count is a 16-bit data  
=  $1572857T$ ; if Count =  $\text{FFFF}_H = 65535_{10}$   
= 0.524 sec; if operating frequency(f) = 3 MHz

# Time Delay Using Two LOOPS(Nested Loop)

- ❖ The time delay can also be generated by using two loops as depicted in Fig. 4.11.
- ❖ The C register is used in inner loop and the B register is used in external loop.
- ❖ Here, both B and C registers are loaded with numbers. Then Register C is decremented until it becomes zero.
- ❖ When the content of Register C is zero, decrement Register B. If the content of Register B is not zero, load the Register C with initial value and repeat the process.

# Time Delay Using Two LOOPS(Nested Loop)




Fig. 4.11 Flowchart for  
time delay using two loops

# Time Delay Using Two LOOPS(Nested Loop)

Program	Time (T-States)
Delay :MVI B,Count1 L1: MVI C,Count2 L2: DCR C JNZ L2 DCR B JNZ L1 RET	7t 7T 4T 10T (if true)/ 7T(if false) 4T 10T (if true)/ 7T(if false) 10T

$$\begin{aligned}\therefore \text{Time Delay}(T_d) &= 7T + [ \{7T + (4T + 10T) * \text{Count2} - 3T\} + 4T + 10T ] * \text{Count1} - 3T + 10T \\ &= 914954T ; \text{if Count1} = \text{Count2} = \text{FF}_H = 255_{10} \\ &= 0.305\text{sec}; \text{if operating frequency}(f) = 3 \text{ MHz}\end{aligned}$$

# 8085 Practice Programs

1. Write a program in 8-bit Microprocessor to store 68h, B3h, C0h, and 11h in the memory location starting from 3000h. Move these data and store in the memory location starting from 3200h.
2. Write a program in 8-bit Microprocessor to multiply two 16 bits numbers (ABCDh and 1234h) and store in the memory location starting from 3000h.
3. Write a program in 8-bit Microprocessor to store 60h, BAh, 7Ch and 10h in the memory location starting from 2000h. add these data and store the result in 3000h and carry flag in 5001h. explain all the steps.
4. Write a program in 8-bit Microprocessor to store 45h, A0h, B5h and 15h in the memory location starting from 4000h. Add these data and store the result in 5000h and carry flag in 5001h.
5. Ten number of 8-bit data stored at memory location 6000H. Write a program for 8085 microprocessor to calculate the sum of odd numbers and store the sum at 6010H. (The sum may exceed 8-bits).

# 8085 Practice Programs

6. Write an assembly language program to find the smallest number in an array using 8 bit microprocessor. (Assume appropriate array data and address where minimum array size of 15 should be considered.) [2075]
7. Write an assembly language program to find the greatest number in an array using 8-bit microprocessor. (Assume appropriate array data and address where minimum array size of 20 should be considered.) [2076]
8. Explain LXI and CMP instruction. Write an assembly language program for 8-bit microprocessor to divide 8 bit data stored in memory location 8050 by 8 bit data stored in 8051 and store the quotient in 8052 and remainder in 8053. [2078]
9. Write an assembly language program to find the largest number of an array using 8 bit microprocessor. (Assume appropriate array data and address where minimum array size of 15 should be considered). [2079]

# Solutions

## 1. Solution:

LXI H,3000H	<b>UP:</b>	MOV A,M
MVI M,68H		STAX D
INX H		INX H
MVI M,B3H		INX D
INX H		DCR C
MVI M,COH		JNZ <b>UP</b>
INX H		HLT
MVI M,11H		
MVI C,04H		
LXI H,3000H		
LXI D,3200H		

# Solutions

## 2. Solution:

LHLD 5000H	<b>skip:</b> DCX D
SPHL	MOV A, E
LHLD 5002H	ORA D
XCHG	JNZ <b>up</b>
LXI H, 0000H	SHLD 3000H
LXI B, 0000H	MOV L, C
	MOV H, B
	SHLD 3002H
	HLT

**up:** DAD SP

JNC **skip**

INX B

# Solutions

## 3. Solution:

LXI H,2000H		MVI C,04H
MVI M,60H		MVI D,00H
INX H		LXI H,2000H
MVI M,BAH		MOV A,M
INX H		INX H
MVI M,7CH		ADD M
INX H	SKIP:	JNC SKIP
MVI M,10H		INR D
		STA 3000H
		MOV A,D
		STA 5001H
		HLT

# Solutions

## 4. Solution:

LXI H,4000H	MVI C,04H
MVI M,45H	MVI D,00H
INX H	LXI H,4000H
MVI M,A0H	XRA A
INX H	UP:ADD M
MVI M,B5H	JNC SKIP
INX H	INR D
MVI M,15H	SKIP: INX H
	DCR C
	JNZ UP
	STA 5000H
	MOV A,D
	STA 5001H
	HLT

# Solutions

## 5. Solution:

MVI E,00	; carry	SKIP1:	MOV B,A
MVI B,00	; first operand	SKIP:	INX H ;no. is even
MVI C,0A	; size of array		DCR C
LXI H,6000			JNZ UP
UP:	MOV A,M		MOV A,B
	RRC		STA 6010 // store sum
	JNC SKIP		MOV A,E
	MOV A,B ; no. is odd		STA 6011 // store carry
	ADD M		HLT
	JNC SKIP1		
	INR E		

*Note:* To find the sum of even numbers from an array put 'JC SKIP' instead 'JNC SKIP' in line no. 6 of above ALP.

# Solutions

## 6. Solution:

MVI D,0FH ; size of an array/counter= $15_{10}$   
MVI A,FFH ; initializing A with FFH  
LXI H,5000H ; memory pointer at 5000H

**UP:**      CMP M ; compare M with A  
                  JC SKIP ; If carry sets, go to SKIP label  
                  MOV A,M ; else update A with the content of M

**SKIP:**     INX H ; Increase Memory address  
              DCR D ; Decrease counter  
              JNZ UP ; If Z != 0, go to UP label  
              STA 5100H ; else store A to 5100H  
              HLT

**Note:** To find the greatest number from an array, initialize Acc. with 00 H and put 'JNC SKIP' instead 'JC SKIP' in line no. 6 of above ALP.

# Solutions

## 7. Solution:

MVI D,14H ; size of an array/counter= $20_{10}$

MVI A,00H ; initializing A with 00H

LXI H,5000H ; memory pointer at 5000H

UP: CMP M ; compare M with A

JNC SKIP ; If carry resets, go to SKIP label

MOV A,M ; else update A with the content of M

SKIP: INX H ; Increase Memory address

DCR D ; Decrease counter

JNZ UP ; If Z != 0, go to UP label

STA 5100H ; else store A to 5100H

HLT

# Solutions

## 8. Solution:

; division of two 8-bit numbers  
; dividend = [8050H] = reg. D  
; deviser = [8051H] = reg. E  
; [8052] <= Quotient = reg. C  
; [8053] <= Reminder = reg. A

### ALP:

MVI C,00H ; quotient  
LXI H,8050H  
MOV D,M ; dividend  
INX H  
MOV E,M ; divisor  
MOV A,D

### UP:

CMP E  
JC SKIP ; skip if dividend is smaller than deviser  
SUB E  
INR C  
JMP UP

### SKIP:

INX H  
MOV M,C  
INX H  
MOV M,A  
HLT

# Solutions

## 9. Solution:

MVI D,0FH ; size of an array/counter= $15_{10}$

MVI A,00H ; initializing A with 00H

LXI H,5000H ; memory pointer at 5000H

UP: CMP M ; compare M with A

JNC SKIP ; If carry resets, go to SKIP label

MOV A,M ; else update A with the content of M

SKIP: INX H ; Increase Memory address

DCR D ; Decrease counter

JNZ UP ; If Z != 0, go to UP label

STA 5100H ; else store A to 5100H

HLT

# ALP to Sort an Array in Ascending

MVI B, 09H ;Initialize outer counter 1.

Loop2: LXI H, 9000H ;Initialize the memory pointer.

MVI C, 09H ;Initialize inner counter 2

Loop1: MOV A, M ;Load data from the series in the accumulator.

INX H ;Increment the pointer.

CMP M ;Compare the number with the next number in the series.

JC Skip ;If it is lesser, do not interchange the numbers.

MOV D, M ;Get the data from the memory to register D.

MOV M, A ;Move the content of register A to memory.

DCX H ;Point to the previous data.

MOV M, D ;Move the contents of register D to memory.

INX H ;Increment pointer(Interchange of numbers complete).

Skip: DCR C ;Decrement inner counter 2.

JNZ Loop1 ;If it is not zero, repeat the process.

DCR B ;Decrement outer counter.

JNZ Loop2 ;If it is not zero, jump to Loop2;

8/6/2024  
HLT ;Terminate program execution.

# ALP to Sort an Array in Descending

MVI B, 09H ;Initialize outer counter 1.

Loop2: LXI H, 9000H ;Initialize the memory pointer.

MVI C, 09H ;Initialize inner counter 2

Loop1: MOV A, M ;Load data from the series in the accumulator.

INX H ;Increment the pointer.

CMP M ;Compare the number with the next number in the series.

JNC Skip ;If it is not lesser, do not interchange the numbers.

MOV D, M ;Get the data from the memory to register D.

MOV M, A ;Move the content of register A to memory.

DCX H ;Point to the previous data.

MOV M, D ;Move the contents of register D to memory.

INX H ;Increment pointer(Interchange of numbers complete).

Skip: DCR C ;Decrement inner counter 2.

JNZ Loop1 ;If it is not zero, repeat the process.

DCR B ;Decrement outer counter.

JNZ Loop2 ;If it is not zero, jump to Loop2;

8/6/2024  
HLT ;Terminate program execution.

# 8085 Opcode Sheet

	B	D	H	SP
LXI	1	11	21	31
INX	3	13	23	33
DCX	0B	1B	2B	3B
DAD	9	19	29	39
LDAX	0A	1A		
STAX	2	12		PSW
PUSH	C5	D5	E5	F5
POP	C1	D1	E1	F1

	C	NC	Z	NZ
JMP	C3	DA	D2	CA
CALL	CD	DC	D4	CC
RET	C9	D8	D0	C8

	P	M	PE	PO
JMP	F2	FA	EA	E2
CALL	F4	FC	EC	E4
RET	F0	F8	E8	E0

SHLD	22
LHLD	2A
XCHG	EB
SPHL	F9
XTHL	E3
LDA	3A
STA	32
PCHL	E9

EI	FB	RRC	0F	CMA	2F	
DI	F3	RLC	07	STC	37	RIM
NOP	00	RAR	1F	CMC	3F	SIM
HLT	76	RAL	17	DAA	27	

R		S			T		
0	1	2	3	4	5	6	7
C7	CF	D7	DF	E7	EF	F7	FF

IN	DB
OUT	D3

WITH ACCUMULATOR							
ADI	C6	SUI	D6	ANI	E6	ORI	F6
ACI	CF	SBI	DF	XRI	EE	CPI	FE

MOV	B	C	D	E	H	L	M	A
	40	41	42	43	44	45	46	47
C	48	49	4A	4B	4C	4D	4E	4F
D	50	51	52	53	54	55	56	57
E	58	59	5A	5B	5C	5D	5E	5F
H	60	61	62	63	64	65	66	67
L	68	69	6A	6B	6C	6D	6E	6F
M	70	71	72	73	74	75	76	77
A	78	79	7A	7B	7C	7D	7E	7F

ADD	80	81	82	83	84	85	86	87
ADC	88	89	8A	8B	8C	8D	8E	8F
SUB	90	91	92	93	94	95	96	97
SBB	98	99	9A	9B	9C	9D	9E	9F
ANA	A0	A1	A2	A3	A4	A5	A6	A7
XRA	A8	A9	AA	AB	AC	AD	AE	AF
ORA	B0	B1	B2	B3	B4	B5	B6	B7
CMP	B8	B9	BA	BB	BC	BD	BE	BF
INR	04	0C	14	1C	24	2C	34	3C
DCR	05	0D	15	1D	25	2D	35	3D
MVI	06	0E	16	1E	26	2E	36	3E
	B	C	D	E	H	L	M	A

# End of Unit

Thank You