
Unit 2 Numerical

4-1. Show the block diagram of the hardware (similar to Fig. 4-2a) that implements the following register transfer statement:


$$yT_2$$
: $R2 \leftarrow R1$, $R1 \leftarrow R2$



4-8. Draw the block diagram for the hardware that implements the following statements:

$$x + yz$$
: $AR \leftarrow AR + BR$

where AR and BR are two n-bit registers and x, y, and z are control variables. Include the logic gates for the control function. (Remember that the symbol + designates an OR operation in a control or Boolean function but that it represents an arithmetic plus in a microoperation.)



4-12. The adder-subtractor circuit of Fig. 4-7 has the following values for input mode M and data inputs A and B. In each case, determine the values of the outputs: S_3 , S_2 , S_1 , S_0 , and C_4 .

	М	A	В
a.	0	0111	0110
b.	0	1000	1001
c.	1	1100	1000
d.	1	0101	1010
e.	1	0000	0001





Figure 4-7 4-bit adder-subtractor.

4-13. Design a 4-bit combinational circuit decrementer using four full-adder circuits.



4-14. Assume that the 4-bit arithmetic circuit of Fig. 4-9 is enclosed in one IC package. Show the connections among two such ICs to form an 8-bit arithmetic circuit.






Figure 4-9 4-bit arithmetic circuit.




4-15. Design an arithmetic circuit with one selection variable S and two n-bit data inputs A and B. The circuit generates the following four arithmetic operations in conjunction with the input carry $C_{\rm in}$. Draw the logic diagram for the first two stages.

s	$C_{\rm in}=0$	$C_{\rm in} = 1$
0 1	D = A + B (add) D = A - 1 (decrement)	$D = A + 1 \text{ (increment)}$ $D = A + \overline{B} + 1 \text{ (subtract)}$



4-17. Design a digital circuit that performs the four logic operations of exclusive-OR, exclusive-NOR, NOR, and NAND. Use two selection variables. Show the logic diagram of one typical stage.



- 4-18. Register A holds the 8-bit binary 11011001. Determine the B operand and the logic microoperation to be performed in order to change the value in A to:
 - a. 01101101
 - **b**. 11111101

4-19. The 8-bit registers AR, BR, CR, and DR initially have the following values:

AR = 11110010 BR = 11111111 CR = 10111001DR = 11101010

Determine the 8-bit values in each register after the execution of the following sequence of microoperations.

$$AR \leftarrow AR + BR$$
 Add BR to AR
 $CR \leftarrow CR \land DR$, $BR \leftarrow BR + 1$ AND DR to CR , increment BR
 $AR \leftarrow AR - CR$ Subtract CR from AR

(2)
$$AR = 11110010$$

 $BR = 111111111$
 $AR = 11110001$ $BR = 11111111$ $CR = 10111001$ $DR = 11101010$

(b)
$$CR = 10111001$$
 $BR = 11111111$ $DR = 11101010$ (AND) $+1$ $CR = 10101000$ $BR = 00000000$ $AR = 11110001$ $DR = 11101010$

4-20. An 8-bit register contains the binary value 10011100. What is the register value after an arithmetic shift right? Starting from the initial number 10011100, determine the register value after an arithmetic shift left, and state whether there is an overflow.

4-21. Starting from an initial value of R = 11011101, determine the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by a logical shift-right and a circular shift-left.

logical shift left: 10111010 Circular shift right: 01011101 logical shift right: 201011100 Circular shift left: 01011100

4-23. What is wrong with the following register transfer statements?

a. xT: $AR \leftarrow \overline{AR}$, $AR \leftarrow 0$

b. yT: R1←R2, R1←R3

c. zT: PC ←AR, PC ←PC + 1

- (a) Cannot complement and increment the same register at the same time,
- (b) Cannot transfer two different values (Rand R3) to the same register (R1) at the same time.
- (e) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.