

# **Computer Organization and Architecture Laboratory**

## **Assignment - 7**

### **Problem 2 - Control Unit and Data Path Specifications**

**Group 47**

**Anit Mangal (21CS10005)**

**Omar Alam (21CS10047)**

## INSTRUCTIONS

### R TYPE

| OPCODE | rs     | rt     | rd     | Don't care | function |
|--------|--------|--------|--------|------------|----------|
| 4 bits | 5 bits | 5 bits | 5 bits | 8 bits     | 5 bits   |

| instruction | opcode | function |
|-------------|--------|----------|
| ADD         | 0000   | 00000    |
| SUB         | 0000   | 00001    |
| AND         | 0000   | 00010    |
| OR          | 0000   | 00011    |
| XOR         | 0000   | 00100    |
| NOT         | 0000   | 00101    |
| SLA         | 0000   | 00110    |
| SRA         | 0000   | 00111    |
| SRL         | 0000   | 01000    |
| MOVE        | 1101   | xxxxxx   |
| PUSH        | 1001   | xxxxxx   |
| POP         | 1010   | xxxxxx   |

### I TYPE - ALU

| opcode | rs     | immediate | func   |
|--------|--------|-----------|--------|
| 4 bits | 5 bits | 18 bits   | 5 bits |

| instruction | opcode | function |
|-------------|--------|----------|
| ADDI        | 0000   | 01001    |
| SUBI        | 0000   | 01010    |
| ANDI        | 0000   | 01011    |
| ORI         | 0000   | 01100    |
| XORI        | 0000   | 01101    |
| NOTI        | 0000   | 01110    |
| SLAI        | 0000   | 01111    |
| SRAI        | 0000   | 10000    |
| SRLI        | 0000   | 10001    |

## I TYPE – 18

|        |        |           |        |
|--------|--------|-----------|--------|
| opcode | rs     | immediate | rd     |
| 4 bits | 5 bits | 18 bits   | 5 bits |

| instruction | opcode | function |
|-------------|--------|----------|
| BMI         | 0110   | xxxxx    |
| BPL         | 0111   | xxxxx    |
| BZ          | 1000   | xxxxx    |
| LD          | 0001   | xxxxx    |
| ST          | 0010   | xxxxx    |
| LDSP        | 0011   | xxxxx    |
| STSP        | 0100   | xxxxx    |

## J TYPE

|        |           |
|--------|-----------|
| opcode | immediate |
| 4 bits | 28 bits   |


| instruction | opcode | function |
|-------------|--------|----------|
| BR          | 101    | xxxxx    |
| CALL        | 1011   | xxxxx    |

## NO-FIELD TYPE


|        |            |
|--------|------------|
| opcode | Don't care |
| 4 bits | 28 bits    |

| instruction | opcode | function |
|-------------|--------|----------|
| RET         | 1100   | xxxxx    |
| HALT        | 1110   | xxxxx    |
| NOP         | 1111   | xxxxx    |

## ALU



# DATA DESIGN



## CONTROLS

| S<br>N<br>O | opco<br>de | functi<br>on | ACTIO<br>N | PC<br>Sel | PCin | Instr<br>Read | Read<br>1Sel | Read2<br>Sel | WriteR<br>egSel | Writel<br>nfoSel | Reg<br>Rea<br>d | Reg<br>Writ<br>e | Imm<br>Sel | ALUin<br>2 | ALUO<br>p | BrO<br>p | Data<br>Sel | Mem<br>Read | Mem<br>Write | HALT<br>Ctrl |
|-------------|------------|--------------|------------|-----------|------|---------------|--------------|--------------|-----------------|------------------|-----------------|------------------|------------|------------|-----------|----------|-------------|-------------|--------------|--------------|
| 1           | 0000       | 00000        | ADD        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00000     | 0        | x           | x           | x            | x            |
| 2           | 0000       | 00001        | SUB        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00001     | 0        | x           | x           | x            | x            |
| 3           | 0000       | 00010        | AND        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00010     | 0        | x           | x           | x            | x            |
| 4           | 0000       | 00011        | OR         | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00011     | 0        | x           | x           | x            | x            |
| 5           | 0000       | 00100        | XOR        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00100     | 0        | x           | x           | x            | x            |
| 6           | 0000       | 00101        | NOT        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00101     | 0        | x           | x           | x            | x            |
| 7           | 0000       | 00110        | SLA        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00110     | 0        | x           | x           | x            | x            |
| 8           | 0000       | 00111        | SRA        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 00111     | 0        | x           | x           | x            | x            |
| 9           | 0000       | 01000        | SRL        | 0         | 1    | 1             | 0            | 1            | 2               | 0                | 1               | 1                | x          | 0          | 01000     | 0        | x           | x           | x            | x            |
| 10          | 0000       | 01001        | ADDI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00000     | 0        | x           | x           | x            | x            |
| 11          | 0000       | 01010        | SUBI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00001     | 0        | x           | x           | x            | x            |
| 12          | 0000       | 01011        | ANDI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00010     | 0        | x           | x           | x            | x            |
| 13          | 0000       | 01100        | O RI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00011     | 0        | x           | x           | x            | x            |
| 14          | 0000       | 01101        | XORI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00100     | 0        | x           | x           | x            | x            |
| 15          | 0000       | 01110        | NOTI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00101     | 0        | x           | x           | x            | x            |
| 16          | 0000       | 01111        | SLAI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00110     | 0        | x           | x           | x            | x            |
| 17          | 0000       | 10000        | SRAI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 00111     | 0        | x           | x           | x            | x            |
| 18          | 0000       | 10001        | SRLI       | 0         | 1    | 1             | 0            | x            | 1               | 0                | 1               | 1                | 1          | 1          | 01000     | 0        | x           | x           | x            | x            |
| 19          | 0001       | XXXXX        | LD         | 0         | 1    | 1             | 0            | x            | 1               | 1                | 1               | 1                | 1          | 1          | 00000     | 0        | x           | 1           | 0            | x            |
| 20          | 0010       | XXXXX        | ST         | 0         | 1    | 1             | 0            | 2            | x               | x                | 1               | 0                | 1          | 1          | 00000     | 0        | 0           | 0           | 1            | x            |
| 21          | 0011       | XXXXX        | LDSP       | 0         | 1    | 1             | 0            | x            | 1               | 1                | 1               | 1                | 1          | 1          | 00000     | 0        | x           | 1           | 0            | x            |
| 22          | 0100       | XXXXX        | STSP       | 0         | 1    | 1             | 1            | 2            | x               | x                | 1               | 0                | 1          | 1          | 00000     | 0        | 0           | 0           | 1            | x            |
| 23          | 0101       | XXXXX        | BR         | 0         | 1    | 1             | x            | x            | x               | x                | 0               | 0                | 0          | x          | 11111     | 1        | x           | 0           | 0            | x            |
| 24          | 0110       | XXXXX        | BMI        | 0         | 1    | 1             | 0            | 0            | x               | x                | 1               | 0                | 1          | 0          | 00001     | 1        | x           | 0           | 0            | x            |
| 25          | 0111       | XXXXX        | BPL        | 0         | 1    | 1             | 0            | 0            | x               | x                | 1               | 0                | 1          | 0          | 00000     | 1        | x           | 0           | 0            | x            |
| 26          | 1000       | XXXXX        | BZ         | 0         | 1    | 1             | 0            | 0            | x               | x                | 1               | 0                | 1          | 0          | 00100     | 1        | x           | 0           | 0            | x            |
| 27          | 1001       | XXXXX        | PUSH       | 0         | 1    | 1             | 1            | 1            | x               | x                | 1               | 0                | x          | 2          | 00001     | 0        | 0           | 0           | 1            | x            |
| 28          | 1010       | XXXXX        | POP        | 0         | 1    | 1             | 1            | 0            | 2               | 1                | 1               | 1                | x          | 0/2        | 00000     | 0        | x           | 1           | 0            | x            |
| 29          | 1011       | XXXXX        | CALL       | 0         | 0/1  | 1             | 1            | x            | 0               | 0                | 1               | 2                | 0          | 2          | 00000     | 0/1      | 1           | 0           | 1            | x            |
| 30          | 1100       | XXXXX        | RET        | 1/0       | 1    | 1             | 1            | 0            | 0               | 0                | 1               | 1                | x          | 0/2        | 00000     | x        | x           | 1           | 0            | x            |

|    |      |       |      |   |   |   |   |   |   |   |   |   |   |   |       |   |   |   |   |   |
|----|------|-------|------|---|---|---|---|---|---|---|---|---|---|---|-------|---|---|---|---|---|
| 31 | 1101 | XXXXX | MOVE | 0 | 1 | 1 | 0 | 0 | 2 | 0 | 1 | 1 | x | 0 | 00000 | 0 | x | x | x | x |
| 32 | 1110 | XXXXX | HALT | x | 0 | 1 | x | x | x | x | 0 | 0 | x | x | xxxxx | x | x | 0 | 0 | 1 |
| 33 | 1111 | XXXXX | NOP  | 0 | 1 | 1 | x | x | x | x | 0 | 0 | x | x | xxxxx | 0 | x | 0 | 0 | x |

PCSel - Controls whether value to be passed as PC is taken from {0}incrementing/decrementing current PC value or {1}a value from memory

PCin- Controls whether adjusted PC value is {1}passed to PC register or {0}not (disabled during steps in CALL)

InstrRead - Controls whether {1}pointed instruction is read or {0}not

Read1Sel - Controls Read Register 1, can either be {0}0-15 from first register operand, or {1}16 (for SP)

Read2Sel - Controls Read Register 2, can either be {0}constant 0, or 0-15 from second register operand {1}in bits [22:18] or {2}in bits [4:0]

WriteRegSel - Controls Write Register, can either be {0}a copy of Read Register 1, {1}1-15 from second register operand, or {2}1-15 from third register operand

WriteInfoSel - Controls Write Register's value, chooses between {0}ALU operation result or {1}data read from memory

RegRead - Controls whether to {1}allow Reading of Registers or {0}not

RegWrite - Controls whether to {1}allow Writing of Registers or {0}not

ImmSel - Controls which immediate value is selected ({0}28-bit or {1}18-bit)

ALUin2 - Controls whether ALU Operand 2 is {1}Read Register 2's value, {1}immediate value, or {2}constant 4

ALUOp - Chooses among different ALU operations ({0000}Addition, {00001}Subtraction, {00010}AND, {00011}OR, {00100}XOR, {00101}NOT, {00110}Left Arithmetic Shift, {00111}Right Arithmetic Shift, {01000}Right Logical Shift or {11111}Nothing in order)

BrOp - Chooses between reading flags to {1}set PC Adder Operand 2 as a controlled value, or to {0}set PC Adder Operand 2 as a constant 4

DataSel - Chooses between {0}Read Register 2's value, or {1}adjusted PC value

MemRead - Controls whether to {1}allow Reading of Data Memory or {0}not

MemWrite - Controls whether to {1}allow Writing to Data Memory or {0}not

HALTCtrl - Controls whether to {1}halt execution or {0}let it resume

## **ASSUMPTION**

Instruction Memory is defined as separate from Data Memory

Instruction Memory module output is a register which can pass sliced outputs to different modules and the control unit

SP is included in the register bank as register number 16 (b10000)

Jump Control acts as a separate control unit for PC increment/decrement to choose whether to increment PC normally or to increment/decrement on the basis of an instruction

ALU output is a register within the ALU toplevel

ALUop = b11111 signifies no ALU operation

SLOW-CLOCK MODULE generates slowclock from system clock

HALT results in slowclock getting paused, slowclock can be resumed with INTERRUPT



## EXECUTION ORDER OF MICROINSTRUCTIONS

**ADD**

[illegible]

**SUB**

[illegible]

AND

[illegible]

**OR**

[illegible]

**XOR**

[illegible]

**NOT**

[illegible]

# SLA

[illegible]

# SRA

[illegible]

**SRL**

[illegible]

# ADDI

[illegible]

# SUBI

[illegible]

## AND

[illegible]

# ORI

[illegible]

## XOF

[illegible]

## NOTI

[illegible]SLAI[illegible]



# SRAI

[illegible]

# SRLI

[illegible]

LD

[illegible]

## ST

[illegible]

# LDSP

[illegible]

# STSP

[illegible]

BR[illegible]

**BMI**

[illegible]

**BPL**

[illegible]

**BZ**

[illegible]

**PUSH**

[illegible]

**POP**

[illegible]

# CALL

[illegible]

# RET

[illegible]

# MOVE

[illegible]

# HALT

[illegible]

# NOP

[illegible]



## **MODULE OVERVIEW**

### **TOP - (top.v)**

Top-level module of CPU, contains Control Unit, Data path module, and Branch Control. Takes clock and INTERRUPT as input

### **Control Unit - (control\_unit.v)**

Control unit of CPU. Contains states for different executions and corresponding control signal values. Takes opcode, function, and INTERRUPT as input, along with clock. Output is various control signals

### **Data Path - (data\_path.v)**

Data path module responsible for processing and connecting of varying values from the different modules. Contains MUX modules, PC, PCadder, Branch signal controller, instruction memory, data memory, sign extender modules, and register bank. Input is various control signals while output is ALU zero, sign, and carry lines, opcodes, function codes, and value to output

### **MUX\_READ1SEL – (mux\_5b\_2\_to\_1.v)**

Register bank feeding module, selects instruction segment or constant value 0 to pass as first register to read, controlled by Read1Sel

### **MUX\_READ2SEL – (mux\_5b\_3\_to\_1.v)**

Register bank feeding module, selects which of the instruction segments or constant value 0 to pass as second register to read, controlled by Read2Sel

### **MUX\_WRITEREGSEL – (mux\_5b\_3\_to\_1.v)**

Register bank feeding module, selects which of the instruction segments to pass as register to write to, controlled by WriteRegSel

MUX\_WRITEINFOSEL – (mux\_32b\_2\_to\_1.v)

Register bank feeding volume, chooses which data (ALU result or memory-read value) to pass to bank as data to write to chosen register. Controlled by WriteInfoSel

MUX\_IMMSEL – (mux\_32b\_2\_to\_1.v)

MUX module which selects whether to pass sign extended 18 bit value or 28 bit value for further operations, uses ImmSel as control signal

MUX\_ALUIN2 – (mux\_32b\_3\_to\_1.v)

ALU feeding MUX module, selects whether to pass constant value 4, immediate value, or register-read value as an ALU operand. Controlled by ALUin2

MUX\_DATASEL – (mux\_32b\_2\_to\_1.v)

Data memory feeding MUX , selects whether to pass register read value or PC value as data to write to memory. Controlled by PCSel

MUX\_PCSel - (mux32b\_2\_to\_1.v)

2to1 MUX module that selects whether PC should get PC+4 value or returned value, controlled by PCSel

MUX\_BR SIGNAL – (mux32b\_2\_to\_1)

PCAdder feeding module, takes in constant value of 4 and sign extended immediate value, based on control signal brsignal, decides whether PC should be incremented normally or with returned value by outputting value to PCadder

Branch Contol – (branch\_control.v)

Branch Control module, accepts ALU flags and BrOp control signal as input, and gives a control signal BrSignal as output which is passed to MUX\_BR SIGNAL

#### PCADDER – (pc\_adder.v)

PC adder module, outputs sum of two values given as input

#### PC – (pc.v)

PC module, stores Instruction address in output register. Register is updated with input value when control signal PCin is enabled

#### INSTRMEM – (instr\_mem.v)

Instruction memory module stores instructions as 32bit entries. Accepts instruction address as input along with control signal InstrRead, and outputs various segments of the instruction that is being pointed to.

#### SIGNEX2832 – (signex\_28\_to\_32.v)

Sign extender module extends 28 bit input to 32 bit value as output

#### SIGNEX1832 – (signex\_18\_to\_32.v)

Sign extender module extends 18 bit input to 32 bit output

#### REGBANK – (regbank.v)

Register Bank module, contains sixteen 32bit registers, takes input as address of registers to read and write to, along with data to write, and control signals RegRead and RegWrite. Passes values read from registers as output

#### alu – (ALU.v)

Arithmetic module. Takes operands as input, along with function to perform. Result is passed to output register, along with zero, sign, and carry flags

#### DATAMEM - (data\_mem.v)

Data memory module. Accepts memory address and 32 bit data as input, along with control signals MemRead and MemWrite. Passes data read from memory location as output

## FINITE STATES OF CONTROL UNIT

| opcode | function |     | ACTION   | PCSel | PCIn | InstrRead | Read1Sel | Read2Sel | WriteRegSel | WriteInfoSel | RegRead | RegWrite | ImmSel | ALUin2 | ALUOp | BrOp | DataSel | MemRead | MemWrite | STATE |
|--------|----------|-----|----------|-------|------|-----------|----------|----------|-------------|--------------|---------|----------|--------|--------|-------|------|---------|---------|----------|-------|
| 0000   | 00000    | ADD | t0       | 0     | 0    | 1         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 0     |
|        |          |     | t1       | 0     | 0    | 0         | 0        | 01       | 00          | 0            | 1       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 2     |
|        |          |     | t2       | 0     | 0    | 0         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 0000  | 000  | 0       | 0       | 0        | 3     |
|        |          |     | t3       | 0     | 0    | 0         | 0        | 00       | 10          | 0            | 0       | 1        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 4     |
|        |          |     | t4       | 0     | 1    | 0         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 5     |
|        |          |     | nextinst |       |      |           |          |          |             |              |         |          |        |        |       |      |         |         |          |       |
| 0000   | 00001    | SUB | t0       | 0     | 0    | 1         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 0     |
|        |          |     | t1       | 0     | 0    | 0         | 0        | 01       | 00          | 0            | 1       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 2     |
|        |          |     | t2       | 0     | 0    | 0         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 0001  | 000  | 0       | 0       | 0        | 6     |
|        |          |     | t3       | 0     | 0    | 0         | 0        | 00       | 10          | 0            | 0       | 1        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 4     |
|        |          |     | t4       | 0     | 1    | 0         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 5     |
|        |          |     | nextinst |       |      |           |          |          |             |              |         |          |        |        |       |      |         |         |          |       |
| 0000   | 00010    | AND | t0       | 0     | 0    | 1         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 0     |
|        |          |     | t1       | 0     | 0    | 0         | 0        | 01       | 00          | 0            | 1       | 0        | 0      | 00     | 1111  | 000  | 0       | 0       | 0        | 2     |
|        |          |     | t2       | 0     | 0    | 0         | 0        | 00       | 00          | 0            | 0       | 0        | 0      | 00     | 0010  | 000  | 0       | 0       | 0        | 7     |

|      |       |     |              |          |          |          |             |           |          |          |          |             |             |            |   |   |   |   |
|------|-------|-----|--------------|----------|----------|----------|-------------|-----------|----------|----------|----------|-------------|-------------|------------|---|---|---|---|
|      |       |     | t3           | 0        | 0        | 0        | 0 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 4 |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5 |
|      |       |     | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |   |   |   |   |
| 0000 | 00011 | OR  | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0 |
|      |       |     | t1           | 0        | 0        | 0        | <b>0 01</b> | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 2 |
|      |       |     | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 <b>00</b> | <b>0011</b> | 000        | 0 | 0 | 0 | 8 |
|      |       |     | t3           | 0        | 0        | 0        | 0 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 4 |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5 |
|      |       |     | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |   |   |   |   |
| 0000 | 00100 | XOR | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0 |
|      |       |     | t1           | 0        | 0        | 0        | <b>0 01</b> | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 2 |
|      |       |     | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 <b>00</b> | <b>0100</b> | 000        | 0 | 0 | 0 | 9 |
|      |       |     | t3           | 0        | 0        | 0        | 0 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 4 |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5 |
|      |       |     | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |   |   |   |   |
| 0000 | 00101 | NOT | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0 |
|      |       |     | t1           | 0        | 0        | 0        | <b>0 01</b> | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 2 |

|      |       |     |              |          |          |          |          |           |           |          |          |          |   |           |             |            |   |   |   |    |
|------|-------|-----|--------------|----------|----------|----------|----------|-----------|-----------|----------|----------|----------|---|-----------|-------------|------------|---|---|---|----|
|      |       |     | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>00</b> | <b>0101</b> | 000        | 0 | 0 | 0 | 10 |
|      |       |     | t3           | 0        | 0        | 0        | 0        | 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 4  |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |
|      |       |     | nextin<br>st |          |          |          |          |           |           |          |          |          |   |           |             |            |   |   |   |    |
| 0000 | 00110 | SLA | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 0  |
|      |       |     | t1           | 0        | 0        | 0        | <b>0</b> | <b>01</b> | 00        | 0        | <b>1</b> | 0        | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 2  |
|      |       |     | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>00</b> | <b>0110</b> | 000        | 0 | 0 | 0 | 11 |
|      |       |     | t3           | 0        | 0        | 0        | 0        | 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 4  |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |
|      |       |     | nextin<br>st |          |          |          |          |           |           |          |          |          |   |           |             |            |   |   |   |    |
| 0000 | 00111 | SRA | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 0  |
|      |       |     | t1           | 0        | 0        | 0        | <b>0</b> | <b>01</b> | 00        | 0        | <b>1</b> | 0        | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 2  |
|      |       |     | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>00</b> | <b>0111</b> | 000        | 0 | 0 | 0 | 12 |
|      |       |     | t3           | 0        | 0        | 0        | 0        | 00        | <b>10</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 4  |
|      |       |     | t4           | <b>0</b> | <b>1</b> | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |
|      |       |     | nextin<br>st |          |          |          |          |           |           |          |          |          |   |           |             |            |   |   |   |    |
| 0000 | 01000 | SRL | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0 | 0 | 0 | 0  |

[illegible]



|      |       |      |              |          |          |          |             |           |          |          |          |             |             |            |   |   |   |    |
|------|-------|------|--------------|----------|----------|----------|-------------|-----------|----------|----------|----------|-------------|-------------|------------|---|---|---|----|
| 0000 | 01011 | ANDI | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0        | 0        | 0        | <b>0</b> 00 | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0010</b> | 000        | 0 | 0 | 0 | 18 |
|      |       |      | t3           | 0        | 0        | 0        | 0 00        | <b>00</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 16 |
|      |       |      | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |   |   |   |    |
| 0000 | 01100 | ORI  | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0        | 0        | 0        | <b>0</b> 00 | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0011</b> | 000        | 0 | 0 | 0 | 19 |
|      |       |      | t3           | 0        | 0        | 0        | 0 00        | <b>00</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 16 |
|      |       |      | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |   |   |   |    |
| 0000 | 01101 | XORI | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0        | 0        | 0        | <b>0</b> 00 | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0100</b> | 000        | 0 | 0 | 0 | 20 |
|      |       |      | t3           | 0        | 0        | 0        | 0 00        | <b>00</b> | <b>0</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0 | 0 | 0 | 16 |
|      |       |      | t4           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0 | 0 | 0 | 5  |

|      |       |      |              |   |   |   |      |    |   |   |   |      |      |     |   |   |   |   |    |
|------|-------|------|--------------|---|---|---|------|----|---|---|---|------|------|-----|---|---|---|---|----|
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |   |    |
| 0000 | 01110 | NOTI | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 01 | 0101 | 000 | 0 | 0 | 0 | 0 | 21 |
|      |       |      | t3           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 1 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 16 |
|      |       |      | t4           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |   |    |
| 0000 | 01111 | SLAI | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 01 | 0110 | 000 | 0 | 0 | 0 | 0 | 22 |
|      |       |      | t3           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 1 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 16 |
|      |       |      | t4           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |   |    |
| 0000 | 10000 | SRAI | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 01 | 0111 | 000 | 0 | 0 | 0 | 0 | 23 |
|      |       |      | t3           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 1 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0 | 16 |

|      |       |      |              |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
|------|-------|------|--------------|---|---|---|------|----|---|---|---|------|------|-----|---|---|---|----|
|      |       |      | t4           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0000 | 10001 | SRLI | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 01 | 1000 | 000 | 0 | 0 | 0 | 24 |
|      |       |      | t3           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 1 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 16 |
|      |       |      | t4           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0001 |       | LD   | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 14 |
|      |       |      | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 01 | 0000 | 000 | 0 | 0 | 0 | 15 |
|      |       |      | t3           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 1 | 0 | 25 |
|      |       |      | t4           | 0 | 0 | 0 | 0 00 | 01 | 1 | 0 | 1 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 26 |
|      |       |      | t5           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 5  |
|      |       |      | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0010 |       | ST   | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |       |      | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 14 |

|      |  |      |              |          |          |          |             |           |          |          |          |             |             |            |          |          |          |    |
|------|--|------|--------------|----------|----------|----------|-------------|-----------|----------|----------|----------|-------------|-------------|------------|----------|----------|----------|----|
|      |  |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 15 |
|      |  |      | t3           | 0        | 0        | 0        | 0 <b>10</b> | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 41 |
|      |  |      | t4           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | <b>0</b> | 0        | <b>1</b> | 27 |
|      |  |      | t5           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0        | 0        | 0        | 5  |
|      |  |      | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |          |          |          |    |
| 0011 |  | LDSP | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 0  |
|      |  |      | t1           | 0        | 0        | 0        | <b>0</b> 00 | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 14 |
|      |  |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 15 |
|      |  |      | t3           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0        | <b>1</b> | 0        | 25 |
|      |  |      | t4           | 0        | 0        | 0        | 0 00        | <b>01</b> | <b>1</b> | 0        | <b>1</b> | 0 00        | 1111        | 000        | 0        | 0        | 0        | 26 |
|      |  |      | t5           | <b>0</b> | <b>1</b> | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | <b>000</b> | 0        | 0        | 0        | 5  |
|      |  |      | nextin<br>st |          |          |          |             |           |          |          |          |             |             |            |          |          |          |    |
| 0100 |  | STSP | t0           | 0        | 0        | <b>1</b> | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 0  |
|      |  |      | t1           | 0        | 0        | 0        | <b>0</b> 00 | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 14 |
|      |  |      | t2           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | <b>1 01</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 15 |
|      |  |      | t3           | 0        | 0        | 0        | 0 <b>10</b> | 00        | 0        | <b>1</b> | 0        | 0 00        | 1111        | 000        | 0        | 0        | 0        | 41 |
|      |  |      | t4           | 0        | 0        | 0        | 0 00        | 00        | 0        | 0        | 0        | 0 00        | 1111        | 000        | <b>0</b> | 0        | <b>1</b> | 27 |

|      |  |     |              |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
|------|--|-----|--------------|---|---|---|------|----|---|---|---|------|------|-----|---|---|---|----|
|      |  |     | t5           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 5  |
|      |  |     | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0101 |  | BR  | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |  |     | t1           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 001 | 0 | 0 | 0 | 38 |
|      |  |     | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0110 |  | BMI | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |  |     | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 14 |
|      |  |     | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 0000 | 000 | 0 | 0 | 0 | 3  |
|      |  |     | t3           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 00 | 1111 | 010 | 0 | 0 | 0 | 28 |
|      |  |     | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 0111 |  | BPL | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |
|      |  |     | t1           | 0 | 0 | 0 | 0 00 | 00 | 0 | 1 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 14 |
|      |  |     | t2           | 0 | 0 | 0 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 0000 | 000 | 0 | 0 | 0 | 3  |
|      |  |     | t3           | 0 | 1 | 0 | 0 00 | 00 | 0 | 0 | 0 | 1 00 | 1111 | 011 | 0 | 0 | 0 | 29 |
|      |  |     | nextin<br>st |   |   |   |      |    |   |   |   |      |      |     |   |   |   |    |
| 1000 |  | BZ  | t0           | 0 | 0 | 1 | 0 00 | 00 | 0 | 0 | 0 | 0 00 | 1111 | 000 | 0 | 0 | 0 | 0  |

[illegible]

|      |  |          |              |          |          |          |          |           |           |          |          |          |   |           |             |            |          |          |          |    |
|------|--|----------|--------------|----------|----------|----------|----------|-----------|-----------|----------|----------|----------|---|-----------|-------------|------------|----------|----------|----------|----|
| 1011 |  | CALL     | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 0  |
|      |  |          | t1           | 0        | 0        | 0        | <b>1</b> | 00        | 00        | 0        | <b>1</b> | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 34 |
|      |  |          | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>10</b> | <b>0001</b> | 000        | 0        | 0        | 0        | 32 |
|      |  |          | t3           | <b>0</b> | 0        | 0        | <b>1</b> | 00        | <b>00</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | <b>000</b> | <b>1</b> | 0        | <b>1</b> | 37 |
|      |  |          | t4           | <b>0</b> | <b>1</b> | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | <b>001</b> | 0        | 0        | 0        | 38 |
|      |  |          | nextin<br>st |          |          |          |          |           |           |          |          |          |   |           |             |            |          |          |          |    |
| 1100 |  | RET      | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 0  |
|      |  |          | t1           | 0        | 0        | 0        | <b>1</b> | <b>00</b> | 00        | 0        | <b>1</b> | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 34 |
|      |  |          | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>00</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 3  |
|      |  |          | t3           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0        | <b>1</b> | 0        | 25 |
|      |  |          | t4           | <b>1</b> | <b>1</b> | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>10</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 39 |
|      |  |          | t5           | 0        | 0        | 0        | <b>1</b> | 00        | <b>00</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 42 |
|      |  |          | nextin<br>st |          |          |          |          |           |           |          |          |          |   |           |             |            |          |          |          |    |
| 1101 |  | MOV<br>E | t0           | 0        | 0        | <b>1</b> | 0        | 00        | 00        | 0        | 0        | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 0  |
|      |  |          | t1           | 0        | 0        | 0        | <b>0</b> | <b>00</b> | 00        | 0        | <b>1</b> | 0        | 0 | 00        | 1111        | 000        | 0        | 0        | 0        | 14 |
|      |  |          | t2           | 0        | 0        | 0        | 0        | 00        | 00        | 0        | 0        | 0        | 0 | <b>00</b> | <b>0000</b> | 000        | 0        | 0        | 0        | 3  |
|      |  |          | t3           | <b>0</b> | <b>1</b> | 0        | 0        | 00        | <b>01</b> | <b>0</b> | 0        | <b>1</b> | 0 | 00        | 1111        | <b>000</b> | 0        | 0        | 0        | 40 |

[illegible]