
How does each controller end?
Trials per final outcome. Timeout = a phase ran out of time (servo, homing, ...).
impedance
admittance
baseline
8
0
0
0
0
2
6
0
0
0
7
1
success
force interlock
timeout
other abort