

Fig 1.

For the J-K FF in Fig 1 let us consider the assignment of excitations $J=K=1$. If the width of the clock pulse t_p is too long, the state of the FF will keep on changing from 0 to 1, 1 to 0, 0 to 1 & so on & at the end of the clock pulse, its state will be uncertain.

This phenomenon is called the race around condition. The output Q & \bar{Q} will change on their own if the clock pulse width t_p is too long compared with the propagation delay γ of each NAND gate.

t_p = clock pulse width

γ = propagation delay

T = ~~time~~ pulse time period.

It can be avoided if $t_p < \gamma < T$.

However, with IC components the propagation delay is very small, usually much less than the pulse width t_p .

Hence the above inequality is not satisfied & the output is indeterminate. If loop delay ~~is~~ increased beyond t_p then race-around condition can be avoided.

Master-slave FF avoids race-around condition

Master slave J-K F.F.

Fig (2) is shown a cascade of one J-K & one S-R F.F with feedback from the output of the second F.F to the input of the first (called the slave - S-R F.F) to the input of the first (called the master - J-K F.F). The clock pulse are applied to the master & these are inverted before being used to excite the slave. For $P_r = 1$, $C_r = 1$ & $C_k = 1$, the master is enabled & its operation follows the J-K truth table. Furthermore, since $T_k = 0$, the slave S-R F.F is inhibited, so that Q_n is invariant for the pulse duration t_p . Therefore, the race-around difficulty is circumvented with the master-slave topology.

After the pulse passes, $C_k = 0$, so that the master is inhibited & $T_k = 1$, which causes the slave to be enabled. The slave is an S-R F.F, which follows the logic in Fig (3).




Fig (2)

S	R	Q_{n+1}
0	0	Q_n
1	0	1
0	1	0
1	1	?