

+,	,		1	L .	1 (,ig no	۱۷
10	ble	04	ψn	Tro	1	ביי"	,,,

Instruction	Opcode	RegWrite	ALUSrc	Branch	MemRead	MemWrite	MemToReg	JALR	ALUOp
R-type	0110011	1	0	0	0	0	0	0	2
I-type	0010011	1	1	0	0	0	0	0	3
LBU/LW	0000011	1	1	0	1	0	1	0	0
SH/SW	0100011	0	1	0	0	1	0	0	0
BNE	1100011	0	0	1	0	0	0	0	1
JALR	1100111	1	1	0	0	0	0	1	0
LUI	0110111	0	1	0	0	0	0	0	4

Summary of data path and controller design:

I kept the data path and controller mostly the same from the in-class example. To support the new instruction set, I made a few changes described below.

- 1. To implement BNE, I flipped the output of the zero gate from the ALU with a NOT gate to jump when the two operands are not equal.
- 2. To implement SH and LBU, I added an extra input to my data memory, passing in funct3. This enables the data memory to decide how many bytes to read/write from memory per instruction.
- 3. To implement JALR, I added an extra control signal (JALR). When JALR is 1, multiplexers aluToPCMux and pcToRegMux update PC to rs1 + imm and rd to PC + 4 respectively.

When implementing in C++, my goal was to keep the code as simple as possible while being accurate to the design. For example, I only made classes for components that store other components. I had 3 classes: CPU, Controller, and ALUController. The CPU class contains all of the datapath components (i.e. instruction memory, ALU, dataMemory, registers, etc.). The Controller class contains all of the multiplexers and control signals for the multiplexers. The ALUController class translates ALUOp and funct3 to the ALU control signal passed into the ALU.

RISC-V REFERENCE

ALUOP Ke	000	ADD
	001	SUB
	010	R-type
	011	I-type
	100	1)-+400

Core Instruction Formats

RISC-V Instruction Set

31	27	26	25	24	20	19		15	14	12	11	7	6		0	
funct7		rs	:2	rs1		funct3		rd		op	opcode		R-type			
imm[11:0]		rs1		fun	ct3	rd		opcode		I-type						
in	nm[1	1:5]		rs	2	1	rs1		fun	ct3	imr	n[4:0]	op	code		S-type
imr	imm[12 10:5] rs2		rs1		fun	ct3	imm	imm[4:1 11]		code		B-type				
	imm[31											rd	op	code		U-type
imm[20 10:1				11 19:12]				rd		op	code		J-type			

RV32I Base Integer Instructions

1(4)21	base integer mistru	Ctions	•	_	HLU WHIM SI	1 : 222 22	
Inst	Name	FMT	Opcode	funct3	funct7	Description (C)	Note
add	ADD	R	0110011	0x0	0x00	rd = rs1 + rs2	
sub	SUB	R	0110011	0x0	0x20 \ 010 C	0 d = rs1 - rs2	
xor	XOR	R	0110011	0x4	0x00	rd = rs1 ^ rs2	
or	OR	R	0110011	0x6	0x00	rd = rs1 rs2	
and	AND	R	0110011	0x7	0x00 \$ 010	P ild = rs1 & rs2	
sll	Shift Left Logical	R	0110011	0x1	0x00	rd = rs1 << rs2	
srl	Shift Right Logical	R	0110011	0x5	0x00	rd = rs1 >> rs2	
sra	Shift Right Arith*	R	0110011	0x5	0x20 / 010	 Q d = rs1 >> rs2	msb-extends
slt	Set Less Than	R	0110011	0x2	0x00	rd = (rs1 < rs2)?1:0	
sltu	Set Less Than (U)	R	0110011	0x3	0x00	rd = (rs1 < rs2)?1:0	zero-extends
addi	ADD Immediate	I	0010011	0x0	VOII 00	rd = rs1 + imm	
xori	XOR Immediate	I	0010011	0x4	٦.	rd = rs1 ^ imm	
ori	OR Immediate	I	0010011	0x6	1011 01	rd = rs1 imm	
andi	AND Immediate	I	0010011	0x7		rd = rs1 & imm	
slli	Shift Left Logical Imm	I	0010011	0x1	mm[5:11]=0x00	rd = rs1 << imm[0:4]	
srli	Shift Right Logical Imm	I	0010011	0x5	inm[5:11]=0x00	rd = rs1 >> imm[0:4]	
srai	Shift Right Arith Imm	I	0010011	0x5	inm[5:11]=0x20	rd = rs1 >> imm[0:4]	msb-extends
slti	Set Less Than Imm	I	0010011	0x2	/	rd = (rs1 < imm)?1:0	
sltiu	Set Less Than Imm (U)	I	0010011	0x3	1011 10	rd = (rs1 < imm)?1:0	zero-extends
lb	Load Byte	I	0000011	0x0		rd = M[rs1+imm][0:7]	
lh	Load Half	I	0000011	0x1		rd = M[rs1+imm][0:15]	
lw	Load Word	I	0000011	0x2	7000 00	rd = M[rs1+imm][0:31]	
1bu	Load Byte (U)	I	0000011	0x4	00000	rd = M[rs1+imm][0:7]	zero-extends
lhu	Load Half (U)	I	0000011	0x5	4	rd = M[rs1+imm][0:15]	zero-extends
sb	Store Byte	S	0100011	0x0	<u> </u>	M[rs1+imm][0:7] = rs2[0:7]	
sh	Store Half	S	0100011	0x1	1000 00	M[rs1+imm][0:15] = rs2[0:15]	
SW	Store Word	S	0100011	0x2	000 00	M[rs1+imm][0:31] = rs2[0:31]	
beq	Branch ==	В	1100011	0x0		if(rs1 == rs2) PC += imm	
bne	Branch !=	В	1100011	0x1 -	>001 00	if(rs1 != rs2) PC += imm	
blt	Branch <	В	1100011	0x4		if(rs1 < rs2) PC += imm	
bge	Branch ≥	В	1100011	0x5		if(rs1 >= rs2) PC += imm	
bltu	Branch < (U)	В	1100011	0x6		if(rs1 < rs2) PC += imm	zero-extends
bgeu	Branch \geq (U)	В	1100011	0x7		if(rs1 >= rs2) PC += imm	zero-extends
jal	Jump And Link	J	1101111			rd = PC+4; PC += imm	
jalr	Jump And Link Reg	I	1100111	0x0 -	> 000 00	rd = PC+4; PC = rs1 + imm	
lui	Load Upper Imm	U	0110111	-31	00 00	rd = imm << 12	
auipc	Add Upper Imm to PC	U	0010111	'`		rd = PC + (imm << 12)	
ecall	Environment Call	I	1110011	0x0	imm=0x0	Transfer control to OS	
ebreak	Environment Break	I	1110011	0x0	imm=0x1	Transfer control to debugger	
	I.	1	l	l	l .		L