Compiler Based Optimization For Software Packet Processing

Author 1
Affiliation
author1@affiliation.org

Author 3
Institution
author3@affiliation.org

Author 2
Institution
author2@affiliation.org

Author 4
Institution
author4@affiliation.org

ABSTRACT

Recently, the software routers are taking the center stage of replacing the traditional middleboxes in networking for their relative flexibility in development, deployment, and maintenance. DSLs for programming software routers have become an attractive choice, but the challenge of achieving line-rate for different workloads and platforms still persists. Focusing towards the development of the right compiler framework for optimization could bridge this gap between flexibility and performance.

In this paper, we are implementing compiler based optimizations for software based packet processing and trying to minimize the gap between flexibility and performance. To show the improvement, we extend P4C[13] compiler to generate optimized DPDK[1] based applications for x86 platform. Our compiler is able to achieve upto 55% higher throughput over P4C generated code and is on par with previous hand-tuned DPDK based software switches.

CCS CONCEPTS

• Networks \rightarrow Network performance analysis; Programmable networks;

KEYWORDS

Software Switch, Batching, Prefetching

ACM Reference format:

Author 1, Author 2, Author 3, and Author 4. 2017. Compiler Based Optimization For Software Packet Processing. In *Proceedings of ACM SIGOPS Asia-Pacific Workshop on Systems*, *Mumbai, India, September 2-3, 2017 (AP-Sys'2017)*, 7 pages.

https://doi.org/10.1145/nnnnnnnnnnnnnn

1 INTRODUCTION

The rapid advancements in networking have necessitated the development of many newer protocols and packet processing functionalities. The difficulty in programming and extension of traditional hardware routers has made software routers –packet processing software running on general purpose hardware- more popular. In effect, software routers have realized the modification of network

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

APSys'2017, September 2-3, 2017, Mumbai, India © 2016 Copyright held by the owner/author(s). ACM ISBN 978-x-xxxx-x/YY/MM. https://doi.org/10.1145/nnnnnnnnnnnnnnn functionality with a software upgrade, avoiding the burden of hardware developers in designing and developing newer hardware.

The evolution of networks has also increased the length, complexity, and diversity of the code in software routers. Thus programming in low-level languages like C++ is equivalent to reinventing the wheel consuming time and effort of the programmer. The business of manual optimizations in the code further complicates the job of a programmer. For example, Routebricks achieved 24Gbps of IPv4 throughput on two quad-core Nehalem processors. But the authors had to do very careful manual tuning to achieve such performance. In spite of that, the other workloads deviating from the setup might take a significant performance hit.

Many Domain Specific Languages like P4[5], Click[12] etc. are introduced with design features aimed at abstracting the packet processing pipelines. The real benefit of using the DSLs come with designing the compilers to map programs to target routers that exploit platform specific optimizations thus alleviating the programmer's burden by offloading the performance tuning. For example, in Power of Batching[11], Click router, a popular DSL has been optimized to achieve 28 Gbps of IPv4 throughput on two quad-core Intel Xeon X5550 CPUs i.e., 3.5 Gbps per core. In the context of P4C, a prototype compiler for P4 language, is able to generate a program that achieves 5.17 Gbps IPv4 throughput per core on Intel XEON E5-2630. On the other hand the hand optimised DPDK example is able to achieve 10Gbps per core on the same machine. The performance difference highlights the efficiency gap between compiler generated code and handtuned code.

The key issues in software routers are due to the overheads in memory stalls and redundant operations like function calls that waste CPU cycles. On Intel x86 platforms, memory access latency is 90-130 ns. It is often the case that ineffective coding styles cause more memory accesses than necessary thus increasing CPU cycles per packet. In addition, multiple packets during processing pass through the same function flow. Thus there is a benefit in amortizing the overheads in function calls. In this work, we leverage batching as an efficient means to hide memory stalls and amortize redundant operations. We also demonstrate forwarding performance improvements by adding batching capabilities to the P4C compiler. The primary contributions of this paper are:

- Developed a platform agnostic mathematical formulation that allows one to investigate the benefits of batching theoretically.
- (2) Extended the P4C compiler for the Intel x86 platform to generate router code. Our compiler generates batched code of the target router.

(3) Detailed performance evaluation and comparison of popular network applications like L2fwd, IPv4, IPv6, NDN with other popular manually optimized applications.

2 BUILDING BLOCKS

Various components of a commodity server can be used efficiently to get the good performance for network applications. CPU can perform out of the order execution when memory subsystem is busy fetching the data. We can exploit this fact to make CPU and memory subsystem work in parallel. We are using batching and prefetching to improve the performance of the application. Prefetching works more effectively when it is associated with batching. With proper batch size, we are making sure that CPU has enough work to do while memory subsystem is bringing the data into the cache. Detailed description about batching and prefetching is in section 2.3, 2.4, 2.5, and 2.6.

2.1 Intel Data Plane Development Kit

There are two parts of DPDK[1]: 1) Set of libraries, and 2) Userspace poll mode driver. DPDK drivers work in poll mode to avoid interrupt overheads and applications use the libraries to receive, process, and transmit the packets. The userspace poll mode driver and the libraries are implemented efficiently to process the packets at line rate. DPDK is using many optimizations to work at such a high speed. We are omitting the generic details about these optimizations and can be read from the official documentation.

2.2 Packet Processing Pipeline

There are mainly three stages in the network packet processing flow: Receive, Process, Transmit.

Receive: After receiving data from physical layer, NIC puts the data in the buffer and then DMA engine transfers it in main memory through PCIe. Driver maintains the queue for received packets and pass the ownership to the application by reflecting it in the descriptors. When application makes a call to receive packets, poll mode driver(PMD) passes the packets to the userspace application. DPDK has library functions to RX and TX packets in batches. Descriptors are shared by NIC and PMD as a Single Producer Single Consumer Queue and they both polls other ends of it independently.

Process: Lookup based applications are very common in packet processing and we are more interested in such applications. The typical flow for such application involves header extraction, lookup based on header field(s), and transmission based on the lookup result.

Transmit: This stage is very similar to receive stage in reverse direction.

2.3 I/O Batching

It can be noted in the section 2.2 that RX and TX of a packet is a costly process. There is DMA overhead, PCIe overhead and packet buffer and descriptors management overhead associated with each packet receive and transmit. Packets can be transferred in batches instead of transferring one by one, to amortize the cost among the packets in a batch. But, the primary bottleneck for the NIC performance at large batch sizes becomes the availability of descriptors for it to process. We are using DPDK based poll mode driver which

supports IO batching and has implemented the batched receive and transmit of packets in an efficient way by using vector instructions.

2.4 Computation Batching

For each packet processing there is a cost involved, an application does some sort of bookkeeping, executes many functions based on the application flow, and accesses various data structure. All this cost can be amortized among packets if we are doing all these operations in batches. In case of computation batching, all the packets pass through one stage before moving to the next stage. Instead of calling a function batch time, each function is called once and all the packets in the batch are processed together. It reduces the function call overhead. Data and instruction locality also increases because CPU executes the same portion of the code and accesses the same data structure for batch number of times before moving to next stage. Batching also allows the use of vector instructions to make packet processing more efficient.

2.5 Prefetching

Software prefetching is an old concept and has been used extensively to improve the performance for memory bound applications. Prefetch allows the application to use memory and CPU in parallel e.g. CPU can do its work while memory system is bringing data into L1 cache. If we know that some data will be used later in the program, it can be prefetched by the prefetch instruction exposed by the architecture. In Algorithm 1 we are showing how prefetch can be used for lookup based network application. In line 7 we need bucket where the key is present. If we remove prefetch isntruction in Line 3 CPU will stall at Line 7 if the bucket is not present in L1 cache. To avoid the stall we can prefetch the bucket in the first loop. This will reduce the total stall time and the performance of the application will increase.

Algorithm 1 HASH LOOKUP

```
    for i ← 1 To BatchSize do
    key-hash[i] = extract key and compute hash;
    prefetch(bucket-for-key-hash(key-hash[i]));
    end for
    for j ← 1 To BatchSize do
    value[j] = hash-lookup(key-hash[j]);
    end for
```

There is a harmony between prefetching and batching, prefetching without batching won't be very effective. It is due to batching that CPU is doing some operation on the next packet while memory subsystem is prefetching the data in parallel.

2.6 Prefetch Distance and Batch Size

Efficient use of Software prefetching is highly dependent on right prefetch distance. Prefetch distance can be explained as CPU cycles between the prefetch instruction and the instruction where data is being used. If the prefetch distance is very small then we won't be able to reduce the memory stall and there is an additional overhead of issuing prefetch instruction. If the prefetch distance is too high then the data might not be in the cache when the application needs it. In the Algorithm 1, pre-lookup-computation is key extraction and hash computation. For different applications pre-lookup-computation can take different number of cycles, if it is taking more number of cycles then we need to reduce the batch size to a value where the prefetch distance is suitable depending on the presence of data in cache. We can form the sub batches at lookup stage instead of changing the batch size at application level. We will talk more about it in Section 4.5.

OPTIMAL BATCH SIZE 3

In this section, we are formulating the dependence between throughput and batch size. We are explaining the model form top to down to decide optimal batch size. Let

$$B_{opt} = \arg \max_{(B_1, B_2)} (\Upsilon(B_1), \Theta(B_2))$$
 (1)

$$B_{opt} = \arg \max_{(B_1, B_2)} (\Upsilon(B_1), \Theta(B_2))$$

$$T = \frac{1}{\max(\Upsilon(B_1), \Theta(B_2))}$$
(2)

where $\Upsilon(.)$ and $\Theta(.)$ represents I/O processing and compute processing, time at given batch size for one packet, respectively. T is overall processing throughput in packets per second.

Υ(.) will depend on PCI bandwidth, PCI latency, NIC, DMA engine etc.

$$\Upsilon(B) = \Psi(PCI, NIC, DMA engine, others)$$
 (3)

 $\Theta(.)$ is directly proportional to total cycles CPUs takes to process a single packet. This includes cycles wasted by CPUs to wait for data to come from memory system.

$$\Theta(B) \propto \Delta_{compute}(B) + \frac{\Delta_{stall}(B)}{B}$$
 (4)

Given batch size B, $\Delta_{compute}(B)$ represents number of cycles CPU is busy doing computation for a single packet and $\Delta_{stall}(B)$ represents number of cycles CPU is waiting for memory operations to complete for all B packets. As explained in Section 2.5 and 2.6 CPU may stall if it needs a data which is not present in L1 cache. $\Delta_{compute}(.)$ can also vary with batch size due to increase in data and instruction locality in the memory system.

 $\Delta_{compute}(.)$ can be broken down into two useful terms, representing cycles which gets amortized and cycles which doesn't gets amortized due to batching.

$$\Delta_{compute}(B) = \frac{\Delta_{shared}(B)}{B} + \Delta_{necessary}(B)$$
 (5)

Given batch size B, $\Delta_{necessary}(B)$ is unamortizable work that needs to be done per packet and $\Delta_{shared}(B)$ is work that is done once per batch and not per packet. For example, overheads for function calls gets amortized among the batch whereas packet header extraction needs to be done for every packet, thus, not amortizable.

Average cycle stall per packet is the difference of average cycles memory system takes to bring data into caches for one packet and useful computation done on an average during that time for a packet.

$$\frac{\Delta_{stall}(B)}{B} = \Delta_{fetch}(B) - \frac{\Delta_{hide}(B)}{B} \tag{6}$$

where $\Delta_{stall}(B)$ is the average latency of fetching data from memory system into caches and $\Delta_{hide}(B)$ is the work done while memory system is bringing data into caches. In Algorithm 1 CPU is doing pre-lookup-computation work for another packet in batch while memory subsystem is prefetching the required data. As explained in Section 2.5, prefetching will reduce the overall stall time.

4 EVALUATION

Evaluation section is divided into four types of experiments: First, we are showing the effect of batching and batching plus prefetching for each application. Second, we are comparing our applications with the same application with hand-tuned optimizations published in different papers. By doing this we are showing that automatic optimizations can work as good as hand-tuned optimizations. Third, we are running the applications with different number of cores to show that the applications are scaling linearly with the number of cores. Fourth, we are comparing the throughput by changing the batch size and table size for L2FWD application to show the relation among batch size, table size, and throughput. With this experiment we are also making sure that our model is working the same way we are expecting.

4.1 Evaluation Setup

Server Specifications: We are using Dell Poweredge R430 Rack Server, based on Haswell architecture. This server has two sockets occupied with Intel Xeon E5-2640 v3[2] processor. Each processor has 8 physical and each core is capable of running at 2.60 GHz. Cores on a socket share 20 MB cache. Sockets are connected with 2 QPIs(Quick Path Interconnect), each capable of 8 GT/s. Two dual port NICs,1 Intel x520 and 1 Intel x540, are connected to Socket 0 through PCIe 2.0 and each port can work at 10Gbps. Total main memory available is 64 GB, spread across two sockets in a NUMA fashion.

Software: Our servers are running Ubuntu 14.04 LTS operating system with 4.4.0-59 Linux kernel version. We are using DPDK version 16.07 with IXGBE poll mode driver to interact with the underlying NICs.

Traffic Generator: We are using same hardware and software on both the servers and Pktgen-DPDK[4] version 3.1.0 to generate different kind of packets for different applications used in the experiments. Pktgen-DPDK[4] can generate the 64 bytes packet size traffic at line rate i.e 14.8 Mpps for 10 Gbps port. We are able to generate traffic at 59 Mpps for four ports with 64 bytes packet size. We have extended Pktgen-DPDK[4] to put random source and destination address depending on the application.

Applications: In this part we are specifying the applications we are using for different experiments. We have written applications in P4[5] and extended P4C[13] compiler to generate code with the above mentioned optimizations. P4C[13] is generating DPDK[1] based applications which are later compiled with gcc to get the target binary. We are using similar application as used in [10] for comparing our results with their CPU based implementation.

- (1) Layer 2 Switch: In this application we are using two hash tables to store the mapping between SMAC/DMAC and value. Each packet is going through two lookup stages, one for SMAC and one for DMAC. We are putting 16 Million entries in the table for the experiments, unless otherwise specified for some experiment. We are using Intel DPDK's implementation for various hash table operations.
- (2) **IPV4 Forwarding:** In this application we are performing LPM lookup on destination IP address to get the forwarding port. We are using Intel DPDK's implementation for LPM related operations for IPv4 Forwarding and IPv6 Forwarding application. We are populating the forwarding table with 527,961 prefixed used by [10].
- (3) **IPv6 Forwarding:** We are preforming one lookup on destination address to find the egress port. We are populating the DPDK LPM table with random 200,000 entries with the length between 48 to 64, as done in [10]. From the Pktgen we are generating the packets with destination address randomly picked from these 200,000 entries. Minimum packet size for this application is 78 bytes and not 64 bytes.
- (4) Named Data networking: We are using hash table for lookups implemented by DPDK. We are using algorithm and URL dataset from [14]. From Pktgen we are generating packet by randomly putting the URLs from used dataset. We are using 32 bytes URLs in the packet headers as done in [10].
- (5) 12fwd-crypto Application: All other applications are lookup based and we want to see the effect of batching & prefetching on other kind of applications too. So, we have included this application in the experiments. We are using L2Fwd-Crypto[3] from DPDK examples given in DPDK repository. The application performs encryption and decryption based on the input parameters and then it forwards the packet on Layer 2 with static port mapping.

4.2 Effect of batching and prefetching




Figure 1: Effect of batching and prefetching

In P4C[13], authors are not using batching and prefetching for the applications. We are adding batching and prefetching for all the applications and in Figure 1 we are showing the effect of these optimizations for different applications. We are using 32 as batch size for all the applications in all the experiments unless specified otherwise. L2Fwd and NDN are using hash lookup and DPDK code is written in such a way that we are able to prefetch the bucket where the key is present. On the other hand, we don't have much opportunity to use prefetches for LPM lookup based applications. For L2Fwd, batching improves the performance by 20% and prefetching, used with batching, again improves the performance by 23%. Similarly for NDN, batching alone improves the performance by 20% and after adding prefetching there is an additional performance gain of 21 %. After applying batching and prefetching to IPv4 and IPv6 there is a performance gain of 55% & 57% respectively.

Conclusion: As we can see that batching can be used for almost all the applications without thinking much. The only challenge is to come up with the optimal batch size. Section 3 can be used to find the optimal batch size. Prefetch on the other hand surely improves the performance but can't be used in every application and should be used with precaution as it might pollute the cache which might result in performance loss.

4.3 Comparison with hand-tuned applications




Figure 2: Comparison with other hand-tuned applications

In Figure 2, we are comparing our automatic generated code with comparable hand-tuned code and vanilla P4C[13]. We are making sure that number of lookups and number of entries in the table(s) are same in all the cases so that we can show the comparison among applications. For some of the applications it is not possible to compare our application with the hand-tunes application and we have omitted the bar from the graph for such applications.

Comparison with vanilla P4C[13]: This is the most suitable comparison because we are using the same applications and same flow in our applications. There is 48%, 55%, 57%, and 46% improvement for L2Fwd, IPv4, IPv6, and NDN application respectively. In

the applications, they are not exploiting batching & prefetching and just with these optimizations there is a huge improvement.

Comparison with G-Opt[10]: There is 20%, 15%, 17%, 59% improvement for L2Fwd, IPv4, IPv6, and NDN application respectively. They are using both batching and prefetching, and there main aim was to make the results comparable to GPU. The difference is due to the batch size, they are not using the optimal batch size and we can see the performance gain by using the optimal batching size in Figure 4.

Comparison with DPDK[1]: For IPv4 DPDK is performing 4% better than our code and for IPv6 we have a performance gain of 20%. The result for IPv6 doesn't include the improvement we are gaining by TRIE compression, that will be reported later in this section.

Conclusion: By using the optimal batch size and right prefetch distance we are performing almost equal or better than other hand-tuned optimized code. Even if the results are equal we can say that our approach is better than hand-tuned one, because it is one-time efforts and can be used for wide variety of applications. Results in figure 2 are for one core and we will show in Section 4.4 that our applications are scaling linearly with the number of cores.

4.4 Scalability




Figure 3: Number of Cores vs Throughput

In Figure 3, we are showing that our applications are scaling with the number of cores. With 4 cores we saturating 4 ports(4 x 10 Gbps) when the packet size is 64 bytes. The theoretical limit for 4 NICs is 59 Mpps but we are getting 44 Mpps as shown in the graph. PCIe is the bottleneck in this case and not the applications. When one NIC is sending and receiving at both the port then it can reach up 22 Mpps and not theoretical maximum 29 Mpps. [15] has also mentioned about this bottleneck in the paper.

There is not much to talk about L2Fwd and NDN application, these applications are scaling linearly. IPv6 is not reaching upto 44 Mpps with 4 cores and that is because of large packet size for IPv6. We are using 64 bytes packets for other applications but

Pktgen-DPDK is generating 78 bytes packets for IPv6. Hence IPv6 application is also saturating the ports with 4 cores. The other interesting part of the graph is the IPv4 line, till 2 cores the application is scaling linearly and after that it is coming down. There is no more available bandwidth for the application and it is saturating it with three cores.

Conclusion:We can say two things about the result of this experiment. First, applications are scaling linearly with the number of cores and second, applications are saturating four 10 Gbps ports with four cores.

4.5 Relation between Batch Size, Table Size, and Throughput




Figure 4: Throughput vs Batch Size

In Figure 4, we are showing the relation between throughput and batch size for different number of entries in the lookup table. We are using L2-FWD application with one lookup for this experiment. In the graph we are

Throughput is increasing with increase in batch size till 64 and for same batch size the difference in the throughput is not much when we are varying the entries from 256 to 16 Million.

Effect of Batch Size: Throughput is increasing with increase in batch size, the increase is sharp until the batch size reaches 32. After 32 batch size, there is a small rise in throughput when batch size is changed to 64. There is decline in throughput when batch size is increase to 128 and more.

Effect of Table Size: We can summarize the result in two main points. First, there should be a decline in the throughput with increase in the number of entries and throughput of the application should be more when there are less number of entries in the table. However this is not the case when we see in Figure 4. In Eq 4 we can see that for each packet CPU needs to do some processing and there are some memory operations associated with each packet. If the memory pressure is more the number of stall cycle will be more and the performance of the application would decrease. For larger table size, data won't be present in the cache and application must stall on it. However, we are prefetching the data even before

the data is used in the application and this prefetching of data is reducing the total stall cycles as described in Eq 6. This is the reason that the throughput of the application is stable and not varying much with increase in the number of entries in the table.

Second, for each batch size the relative throughput of the application will be dictate by the number of entries in the table. In actual, the results are quite opposite to the expectations and this is because total stall time reduction is dependent on effective prefetch distance. One batch size may not work for different number of entries and relation between table size, batch size, and effective prefetch distance has been summarized in Section 2.6. Let's take an example of batch size 64, the throughput of the application is more when there are 1 M and 16 M entries as compared to 2 K & 16 K entries in the table. The data will be in L2/L3 cache for these many number of entries and due to large batch size, entries will be prefetched way before the data will be needed in the application. On the other hand for larger table sizes, larger batch size is suitable since the data will be prefected from the main memory which will take more number of cycles. For 2 K and 16 K entry table we tried to minimized the prefetch distance by using the sub-batch size of 32 and the application is performing better than the application with 1 M and 16 M entries.

Conclusion: There is an increase in throughput with increase in the batch size till 64 and then there is a decline in the throughput. In our NIC we have cache size of 40 descriptors and till 64 throughput due to IO batching is increasing but after 64 there is a decline in the throughput, hence there is a decline in the overall throughput of the application for batch size more than 64. As explained above in this section, the throughput is not declining much due to increase in the table size and we can say that batching and prefetching is playing well together and due to this the throughput is stable even if we are increasing the table size.

4.6 TRIE Compression

The DIR24-8[9] based Trie IPv6 lookup doesn't exploit the fact that i) many IPv6 prefixes comes from same domain and large portion of their prefixes are common. The DIR24-8 data-structure allocates a 256 entry sized tbl8 even for a single IPV6 entry. This type of over-provisioning leads to memory wastage and also increases memory accesses during lookup. ii) IPv6 prefixes coming from unique domain will be stored in a single node only regardless of its length. Despite having storage overheads compressed trie based lookup outperforms conventional lookup, based on simple trie, by avoiding very costly memory operations involved in accessing a new node. Due to compression there is a dip of 3.5% in worst case and there is gain of 38% in best case. Vanilla P4C throughput for IPv6 is 7.2 Mpps and after compression we are getting 8.82 Mpps, which is a performance gain of 22%. We are getting this performance for the IPv6 entries we are using and we are not checking for best case and worst case performance gain by the compression.

5 RELATED WORK

CPU based packet processing: RouteBricks[8] is one of the first paper in this area. They exploited various components in a commodity server to achieve 35 Gbps throughput for Layer 3 Forwarding. They used both inter-server and intra-server optimizations to

achieve this throughput.

Manual optimizations: There are many papers where authors have come up with different kind of manual optimizations to show the improvement in the performance. Batching[8, 10, 11, 15] has been used extensively by authors, however, these papers are determining the batch size by empirical analysis. [10, 15] are exploiting the fact that CPU and Memory subsystem can work in parallel and memory stall can be minimized by issuing the software prefetches before actually using the data. However, it is difficult to use these manual optimizations each time we are writing a packet processing application.

Compiler optimizations: Shangri-La [6] generates optimized binary for network processor and showing that the generated binary is working as good as hand-tuned code. [7] talks about the importance of doing the optimizations in the compiler rather than hand-tuning the same thing for different applications. The main focus of paper [7] is to automating the decision of breaking the application in parallel components to achieve high throughput. Due to space constraint, we are not mentioning papers related to various kind of software based packet processors and different DSLs for writing the network applications.

6 CONCLUSION

The goal of this paper is to find the efficient batch size and right prefetch distance to use the underlying hardware efficiently and to improve the application performance. In the evaluation section, we are showing that per core performance for different applications is on par with hand-tuned optimized applications and applications are scaling with the number of cores. It saves a lot of time and efforts, and we don't need to think about the code flow for different types of applications and the possible bugs due to manual intervention. We believe that DSLs won't be very useful if we are unable to develop good compilers. The actual power of DSLs can only be realized when the compilers can generate the optimized target which is on par with hand-tuned code.

REFERENCES

- [1] Intel Data Plane Development Kit. http://dpdk.org/.
- [2] Intel Xeon Processor E5-2640 v3. http://ark.intel.com/products/83359/ Intel-Xeon-Processor-E5-2640-v3-20M-Cache-2_60-GHz.
- [3] L2 Forwarding with Crypto. http://dpdk.org/doc/guides-16.07/sample_app_ug/ l2 forward crypto.html.
- [4] Pktgen-DPDK. http://dpdk.org/browse/apps/pktgen-dpdk/refs/.
- [5] Pat Bosshart, Dan Daly, Glen Gibb, Martin Izzard, Nick McKeown, Jennifer Rexford, Cole Schlesinger, Dan Talayco, Amin Vahdat, George Varghese, and David Walker. 2014. P4: Programming Protocol-independent Packet Processors. SIGCOMM Comput. Commun. Rev. 44, 3 (July 2014), 87–95. https://doi.org/10. 1145/2656877.2656890
- [6] Michael K. Chen, Xiao Feng Li, Ruiqi Lian, Jason H. Lin, Lixia Liu, Tao Liu, and Roy Ju. 2005. Shangri-La: Achieving High Performance from Compiled Network Applications While Enabling Ease of Programming. In Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '05). ACM, New York, NY, USA, 224–236. https://doi.org/10.1145/1065010. 1065038
- [7] Mihai Dobrescu, Katerina Argyraki, Gianluca Iannaccone, Maziar Manesh, and Sylvia Ratnasamy. 2010. Controlling Parallelism in a Multicore Software Router. In Proceedings of the Workshop on Programmable Routers for Extensible Services of Tomorrow (PRESTO '10). ACM, New York, NY, USA, Article 2, 6 pages. https: //doi.org/10.1145/1921151.1921154
- [8] Mihai Dobrescu, Norbert Egi, Katerina Argyraki, Byung-Gon Chun, Kevin Fall, Gianluca Iannaccone, Allan Knies, Maziar Manesh, and Sylvia Ratnasamy. 2009. RouteBricks: exploiting parallelism to scale software routers. In Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles. ACM, 15–28.

- [9] Pankaj Gupta, Steven Lin, and Nick Mckeown. 1998. Routing Lookups in Hardware at Memory Access Speeds. 1240–1247.
- [10] Anuj Kalia, Dong Zhou, Michael Kaminsky, and David G. Andersen. 2015. Raising the Bar for Using GPUs in Software Packet Processing. In 12th USENIX Symposium on Networked Systems Design and Implementation (NSDI 15). USENIX Association, Oakland, CA, 409–423. https://www.usenix.org/conference/nsdi15/ technical-sessions/presentation/kalia
- [11] Joongi Kim, Seonggu Huh, Keon Jang, KyoungSoo Park, and Sue Moon. 2012. The Power of Batching in the Click Modular Router. In Proceedings of the Asia-Pacific Workshop on Systems (APSYS '12). ACM, New York, NY, USA, Article 14, 6 pages. https://doi.org/10.1145/2349896.2349910
- [12] Eddie Kohler, Robert Morris, Benjie Chen, John Jannotti, and M Frans Kaashoek. 2000. The Click modular router. ACM Transactions on Computer Systems (TOCS) 18, 3 (2000), 263–297.
- [13] Sándor Laki, Dániel Horpácsi, Péter Vörös, Róbert Kitlei, Dániel Leskó, and Máté Tejfel. 2016. High Speed Packet Forwarding Compiled from Protocol Independent Data Plane Specifications. In Proceedings of the 2016 ACM SIGCOMM Conference (SIGCOMM '16). ACM, New York, NY, USA, 629–630. https://doi.org/10.1145/ 2934872.2959080
- [14] Ting Zhang, Yi Wang, Tong Yang, Jianyuan Lu, and Bin Liu. 2013. NDNBench: A benchmark for Named Data Networking lookup. In 2013 IEEE Global Communications Conference, GLOBECOM 2013, Atlanta, GA, USA, December 9-13, 2013. IEEE, 2152–2157. https://doi.org/10.1109/GLOCOM.2013.6831393
- [15] Dong Zhou, Bin Fan, Hyeontaek Lim, Michael Kaminsky, and David G. Andersen. 2013. Scalable, High Performance Ethernet Forwarding with CuckooSwitch. In Proceedings of the Ninth ACM Conference on Emerging Networking Experiments and Technologies (CoNEXT '13). ACM, New York, NY, USA, 97–108. https://doi. org/10.1145/2535372.2535379