

# ANKIT KAUL

+1(404) 697-3667 | [ankit.kaul@gatech.edu](mailto:ankit.kaul@gatech.edu) | <https://ankit-kaul.github.io/>

**Short bio:** I am a Ph.D. candidate in Electrical and Computer Engineering with a focus on identifying thermal, power delivery, and die-to-die signaling challenges in 2.5D and 3D ICs. I also investigate the impact of 3D integration on emerging non-volatile memory device-based compute in-memory inference models. For my research, I leverage analytical techniques for system level modeling of heterogeneous integration schemes.

## EDUCATION

**Georgia Institute of Technology**, Atlanta, GA **Ph.D., Electrical and Computer Engineering, GPA: 4.0** *May 2018 – Present*  
**Georgia Institute of Technology**, Atlanta, GA **Master of Science, Electrical and Computer Engineering, GPA: 3.65** *Aug. 2016 – May 2018*  
**Focus:** Digital systems and Computer architecture  
**Key coursework:** Integrated Circuit Fabrication, Hardware acceleration for Machine Learning, Interconnection Networks (Network on Chips), Advanced Digital Design with Verilog, Computer Architecture, Advanced VLSI Systems, Digital Systems at Nanometer Nodes.  
**R.V. College of Engineering**, Bangalore, India **Bachelors, Electrical Engineering, GPA: 9.05/10.0** *Aug. 2009 – May 2013*

## EXPERIENCE

**Graduate Research Assistant, Integrated 3D systems lab, Georgia Institute of technology** – Atlanta, GA *May 2018 – Present*

- Research focus:**
  - Analytical modeling of thermal coupling, die-to-die signaling, and power supply noise effects in 2.5D and polyolithic-3D IC systems.
  - Impact of 3D integration on emerging non-volatile memory device-based compute in-memory (CIM) inference engine models
- Adviser:** Dr. Muhannad Bakir (<https://bakirlab.gatech.edu/>) **Research organization:** SRC

**Ph.D. Intern - Advanced Products, Physical IP, Arm** – Austin, TX *May 2020 – Aug. 2020*

Project: Thermal Design Considerations for 2.5D integration of Arm-based 7nm High-Performance Systems

- Developed a framework to enable exploration of relationship between core implementation targets, DVFS options, thermal limits, and system throughput for multi-core enterprise server systems.
- Adviser:** Jim Dodrill  
**Impact:** Improved Arm's thermal modeling methodology by developing 2.5D multi-core SoC analyses capability for large-scale compute

**UTC Aerospace Systems, Hardware Engineer** – Bangalore, India *Jul. 2013 – Jul. 2016*

Responsible for board-level circuit performance analysis of an Electronic Control and power quality Monitoring (ECM) unit for Boeing's 777x

**Impact:** Achieved **\$50k savings** by improving ECM circuit performance via analysis of tolerance bottlenecks using Allegro AMS Simulator

## AWARDS

- The J.N. Tata Endowment**, Scholarship for graduate studies at Georgia Tech., selected among top 40 from 1000+ applicants (2016-17).

## RESEARCH PUBLICATIONS

### A. Conference Publications (Refereed):

- C1. X. Peng, **A. Kaul**, M. S. Bakir, and S. Yu, "Heterogeneous 3D Integration of Multi-Tier Compute-in-Memory Accelerators: An Electrical-Thermal Co-Design," *IEEE Symposia on VLSI Technology and Circuits (VLSI)*, 2021 (*submitted, under review*).
- C2. **A. Kaul**, X. Peng, S. Kochupurackal Rajan, S. Yu, and M. S. Bakir, "Thermal Modeling of 3D Polyolithic Integration and Implications on BEOL RRAM Performance," *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, Dec. 2020 (*invited*).
- C3. X. Peng, W. Chakraborty, **A. Kaul**, W. Shim, M. S. Bakir, S. Datta, S. Yu, "Benchmarking Monolithic 3D Integration for Compute-in-Memory Accelerators: Overcoming ADC Bottlenecks and Maintaining Scalability to 7nm or Beyond," *IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, Dec. 2020.
- C4. R. Saligram, **A. Kaul**, M. S. Bakir and A. Raychowdhury, "A Model Study of Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication in 2.5D Integration," *IFIP/IEEE Inter. Conf. on Very Large Scale Integration (VLSI-SoC)*, Salt Lake City, UT, Oct. 2020.
- C5. **A. Kaul**, S. K. Rajan, M. O. Hossen, G. S. May, and M. S. Bakir, "BEOL-Embedded 3D Polyolithic Integration: Thermal and Interconnection Considerations," *IEEE Electronic Components and Technology Conf. (ECTC)*, Orlando, FL, May 2020 (**Nominated for EPS/ECTC Student Travel Award: Top 22 out of 71 student submissions**).

### B. Journal Publications (Refereed):

- J1. S. K. Rajan, **A. Kaul**, T.E. Sarvey, G. S. May, and M. S. Bakir, "Monolithic Microfluidic Cooling of a 2.5D FPGA with Low-Profile 3D Printed Manifolds," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2021 (*submitted, under review*).
- J2. M. O. Hossen, **A. Kaul**, I. Ganusov, E. Nurvitadhi, M. Pant, R. Gutala, A. Dasu, and M. S. Bakir, "Modeling of Power Delivery Network (PDN) in Bridge-Chips for 2.5-D Heterogeneous Integration Technologies," in *IEEE Transactions on Components, Packaging and Manufacturing Technology*, 2021 (*submitted, under review*).
- J3. T. E. Sarvey, **A. Kaul**, S. K. Rajan, A. Dasu, R. Gutala and M. S. Bakir, "Microfluidic Cooling of a 14-nm 2.5-D FPGA With 3-D Printed Manifolds for High-Density Computing: Design Considerations, Fabrication, and Electrical Characterization," in *IEEE Transactions on*

C. Book Chapters (Refereed):

- BC1. M. S. Bakir, T. Zheng\*, **A. Kaul\***, and S. K. Rajan\*, "Polyolithic Integrated Circuits using 2.5D and 3D Heterogeneous Integration: Electrical and Thermal Design Considerations and Demonstrations," in *"Embedded and Fan-Out Wafer and Panel Level Packaging Technologies"*, Wiley Publications, USA, 2021 (*submitted, under review*).
- BC2. R. Saligram, **A. Kaul**, M. S. Bakir and A. Raychowdhury, "A Model Study of Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication in 2.5D Integration," in *"VLSI-SoC: New Technology Enabler"*, Springer Publications, 2021 (*submitted, under review*).
- BC3. T. E. Sarvey, **A. Kaul**, and M. S. Bakir, "Monolithic Microfluidic Cooling: Design Considerations, Experimental Validation, and Integration with an FPGA," in *"Embedded Cooling of Electronic Devices: Encyclopedia of Thermal Packaging"*, World Scientific Publications, 2018 (*submitted, under review*).

\*: equal contribution

## OTHER PROFESSIONAL ACTIVITIES AND SERVICE

---

A. Professional Contribution:

- Technical Journal Referee: IEEE Transactions on Electron Devices (TED), 2021

B. Membership:

- Student Member, The Institute of Electrical and Electronics Engineers (IEEE)
- Student Member, Electron Devices Society (EDS)

C. Mentorship:

- Biya Haile, currently BS ECE, incoming Ph.D. student, ECE, Georgia Tech., bhaile3@gatech.edu.

## ACADEMIC PROJECTS

---

### Study of limits on hardware accelerator performance due to DRAM performance degradation

Jan. 2019 – May 2019

Characterized temperature-driven bandwidth loss in DRAMs and studied the impact of this loss on the runtime performance of systolic CNN hardware accelerator configurations (evaluation tool: **SCALE-SIM systolic CNN accelerator simulator**)

- Established that ~12% temperature-driven DRAM BW loss can lead to 50% increase in runtime for considered MLPerf DNN workloads (**Report:** [https://www.dropbox.com/s/jprs23jbmr3kh9c/Kaul\\_ece8893\\_final\\_report.pdf?dl=0](https://www.dropbox.com/s/jprs23jbmr3kh9c/Kaul_ece8893_final_report.pdf?dl=0))

### Achieving High-Radix Topology Performance using SMART Networks

Jan. 2018 – May 2018

Proposed a design with multiple SMART (Single-Cycle Multihop Asynchronous Repeated Traversal) Network-on-Chip (NoC) mesh networks in parallel to achieve saturation throughput comparable to high-radix topologies (evaluation tool: **Garnet 2.0 NoC architecture simulator**)

- Demonstrated higher theoretical throughput of a SMART mesh over fbfly variants for heterogeneous traffic with 64 routers (**Report:** [https://www.dropbox.com/s/v5bvtq33uehfn3s/CS8803-Report\\_Kaul.pdf?dl=0](https://www.dropbox.com/s/v5bvtq33uehfn3s/CS8803-Report_Kaul.pdf?dl=0))

## TECHNOLOGY SUMMARY

---

**Languages:** Python, Matlab, Verilog HDL, C++, shell, D3.js

**Tools:** Cadence Celsius, Cadence Virtuoso, ANSYS Mechanical and Fluent, Synopsys VCS, HSPICE, Calibre, Allegro PCB

**Technical Skills:** Finite difference techniques for modelling thermal and power delivery network in advanced IC integration, vector-based power and thermal analysis, analytical multi-physics device-system simulations, computer architecture, data visualization, unix