

MAULANA AZAD NATIONAL INSTITUTE OF TECHNOLOGY, BHOPAL
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING
MID TERM EXAMINATION (March-2021)

Sub: Computer Architecture

Time: 9:30 am to 11:00 am (90 Minutes)

Date-02/03/2021

Sub Code: CSE- 222

Branch & Sem: CSE IV Sem

Max. Marks: 40

Q.No	Questions	Marks																
1.	<p>i) Consider the following statement executed on the stack CPU.</p> $Z = ((A*B+C) + (D*(E+F))) + Y$ <p>CPU word length is 16 bit and supports 24 bit address. CPU contain 1 word opcode. How much space is required for the program in Bytes?</p> <p>ii) Consider the following statement executed on the accumulator CPU.</p> $X = (A+B) * (C+D) + (E+F) / (G+H)$ <p>What are the minimum number of machine instructions required to execute the above statement?</p>	08																
2.	<p>i) A 20 bit instruction is placed in 512W memory. If there exist 3 two address instructions and 256 one address instructions. Then how many zero address instructions can be formulated by considering a processor which uses expand opcode technique ?</p> <p>ii) A hypothetical processor uses load and store instructions to access the memory. CPU always takes the operands from the registers. Identify the minimum number of registers required to evaluate the statement.</p> $A = (X+Y) * (P+Q)$	08																
3.	<p>Consider a hypothetical processor which supports both one address and zero address instructions. Processor supports 4K word memory. A 32 bit instruction is placed in memory.</p> <p>a) What is the range of one address and zero address instructions possible in the processor?</p> <p>b) If there exist 24 one address instructions then how many zero address instructions can be formulated?</p>	08																
4.	<p>Consider 16 way set associative cache of 64KB organized into a 32 byte blocks. CPU generates 36 bit physical address to access the data. In the cache controller, each tag is comprising of 1 valid bit and a write through procedure is used. Calculate the following-</p> <p>(i) Number of sets in cache</p> <p>(ii) Show the address binding</p> <p>(iii) Number of tag bits in the line of a set</p> <p>(iv) Tag memory size</p>	08																
5.	<p>A control unit supports 7 groups of mutually exclusive control signals given below:</p> <table><tr><td>Group</td><td>G1</td><td>G2</td><td>G3</td><td>G4</td><td>G5</td><td>G6</td><td>G7</td></tr><tr><td>Control Signals</td><td>3</td><td>1</td><td>15</td><td>91</td><td>44</td><td>89</td><td>36</td></tr></table> <p>How many bits are saved using vertical over horizontal programming?</p>	Group	G1	G2	G3	G4	G5	G6	G7	Control Signals	3	1	15	91	44	89	36	08
Group	G1	G2	G3	G4	G5	G6	G7											
Control Signals	3	1	15	91	44	89	36											