MAULANA AZAD NATIONAL INSTITUTE OF TECHNOLOGY, BHOPAL DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING MID TERM EXAMINATION (March-2021)

Sub:ComputerArchitecture Time: 9:30 am to 11:00 am (90 Minutes) Date-02/03/2021 Sub Code: CSE- 222 Branch & Sem: CSE IV Sem

Max. Marks: 40

Q.No	Questions	Marks
1.	i) Consider the following statement executed on the stack CPU.	08
	Z = ((A*B+C) + (D*(E+F))) + Y	
	CPU word length is 16 bit and supports 24 bit address. CPU contain 1 word opcode. How much space is required for the program in Bytes?	
	word opcode. How inden space is required for the program in Bytes:	
	ii) Consider the following statement executed on the accumulator CPU.	
	X = (A+B) * (C+D) + (E+F) / (G+H)	
	What are the minimum number of machine instructions required to	
2.	execute the above statement? i) A 20 bit instruction is placed in 512W memory. If there exist 3 two	08
2.	address instructions and 256 one address instructions. Then how many	00
	zero address instructions can be formulated by considering a processor	
	which uses expand opcode technique?	
	ii) A hypothetical processor uses load and store instructions to access the	
	memory. CPU always takes the operands from the registers. Identify the	
	minimum number of registers required to evaluate the statement.	
	A = (X+Y) * (P+Q)	
3.	Consider a hymothetical massesser which appears both one address and	08
3.	Consider a hypothetical processor which supports both one address and zero address instructions. Processor supports 4K word memory. A 32 bit	00
	instruction is placed in memory.	
	a) What is the range of one address and zero address instructions possible	
	in the processor?	
	b) If there exist 24 one address instructions then how many zero address instructions can be formulated?	
	histractions can be formulated:	
4.	Consider 16 way set associative cache of 64KB organized into a 32 byte	08
	blocks. CPU generates 36 bit physical address to access the data. In the	
	cache controller, each tag is comprising of 1 valid bit and a write through	
	procedure is used. Calculate the following-	
	(i) Number of sets in cache	
	(ii) Show the address binding	
	(iii) Number of tag bits in the line of a set	
5.	(iv) Tag memory size	08
٥.	A control unit supports 7 groups of mutually exclusive control signals given below:	Uð
	Group G1 G2 G3 G4 G5 G6 G7	
	Control 3 1 15 91 44 89 36	
	Control 3 1 13 91 44 89 36	
	How many bits are saved using vertical over horizontal programming?	
	grow many one are saved using vertical over nonzontal programming:	