Ankit Kanwar - 2021AM10785

ELL201 Lab Project Sequence Generator

As my entry number ends in 85, therefore,

$$X_3 = 8 \Rightarrow (X_3 \% 8) = (0)_{10} = (000)_2$$


$$X_4 = 5 \Rightarrow (X_4 \% 8) = (5)_{10} = (101)_2$$

Hence, the sequence to be generated is **000101** (left to right).

I would be implementing a Moore FSM, in which the output <u>depends on the current state</u> of the FSM and <u>not on the input</u>.

It can be shown that the <u>number of states cannot be reduced further</u> from the <u>state table shown ahead</u>.

Since the number of states cannot be reduced further, hence, this is the reduced state diagram of my FSM.



D	Q	$ar{m{Q}}$		
0	0	1		
1	1	0		

<u>State</u>	<u>Value</u>				
A	000				
В	001				
С	010				
D	011				
Е	100				
F	101				

FSM Reduced State Diagram

As there are 6 states in the state diagram, at least log_26 flip flops are used. Since $2^2 < 6 < 2^3$, I would be using **3 D flip flops**.


Let the flip flops be A, B, C. Their outputs (Q_C, Q_B, Q_A) determine the current state (most significant to least significant respectively).


Current	Next	State	D	C	D	В	D	A	Output
State	X = 0	X = 1	X = 0	X = 1	X = 0	X = 1	X = 0	X = 1	(Y)
000	000	001	0	0	0	0	0	1	0
001	010	010	0	0	1	1	0	0	0
010	011	011	0	0	1	1	1	1	0
011	100	100	1	1	0	0	0	0	1
100	101	101	1	1	0	0	1	1	0
101	000	000	0	0	0	0	0	0	1
110	X	X	X	X	X	X	X	X	X
111	X	X	X	X	X	X	X	X	X

(X: input, x: don't care terms)

FSM Reduced State Transition Table

As can be seen, states cannot be reduced further.





D flip flop implementation in Verilog

```
module d_flip_flop (input d, input clk, output reg q, output reg qn);
always @(posedge clk) begin
    q <= d;
    qn <= ~d;
end
endmodule</pre>
```

Note: The D flip flop is positive edge-triggered.

Sequence generator implementation in Verilog


```
module proj (input x, input clk, output reg y, output reg lck);
//initialising wires connected to D flip flops
//names ending in n are wires connected to complemented outputs of D flip flops
wire qa;
wire qan;
wire qb;
wire qbn;
wire qc;
wire qcn;
always @(clk) begin
    lck <= clk; //shows clock state as output through an LED</pre>
end
//initialising D flip flops
//notice minimized SoP expressions given as input to D flip flop modules
    d_flip_flop d0 (.d((qb & qan) | (x & qan) | (qc & qan)), .clk(clk), .q(qa),
.qn(qan));
    d_flip_flop d1 (.d((qa & qbn & qcn) | (qan & qb)), .clk(clk), .q(qb),
.qn(qbn));
    d_flip_flop d2 (.d((qc & qan) | (qa & qb)), .clk(clk), .q(qc), .qn(qcn));
always @(posedge clk) begin
y = ((qc \& qa) | (qb \& qa)); //reassign output at positive edge of clock
end
endmodule
```

The code was implemented on CPLD board and demonstrated in lab. It was shown to be working as expected.

Verilog Testbench Code

```
timescale 1ns/1ps
module project_tb;
  reg clk, x;
  wire y, z;
  proj uut (
    .clk(clk),
    \mathbf{x}(\mathbf{x}),
    .y(y),
     .lck(z)
  );
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0);
    clk = 0;
  end
  always #1 clk = \simclk;
  initial begin
    x = 1;
    #8
    x = 0;
    #8
    x = 1;
    #4;
    x = 0;
    #6;
    #8
    $finish;
  end
endmodule
```

Simulated Waveforms




The FSM states Q_C to Q_A are labelled from bottom, moving upwards. It is noticed that on reaching the idle state 000, the FSM stays in the idle state as long as the input X is 0 at positive edge transitions of clock input. When the input X is 1 at a positive edge transition of clock input, then the FSM moves to the next state 001 and continues to generate the sequence until the idle state, where it may stay or may regenerate the sequence, depending on the input X.

Observing the waveform, we may conclude that <u>the Verilog implementation</u> works as expected.

Circuit Diagram

Black points denote junctions.



$$D_A = X\overline{Q_A} + Q_B\overline{Q_A} + Q_C\overline{Q_A} = \overline{Q_A}(X + Q_B + Q_C)$$

$$D_B = \overline{Q_C} \overline{Q_B}Q_A + Q_B\overline{Q_A}$$

$$D_C = Q_BQ_A + Q_C\overline{Q_A}$$

$$Y = Q_CQ_A + Q_BQ_A = Q_A(Q_C + Q_B)$$

 $Y = Q_C Q_A + Q_B Q_A = Q_A (Q_C + Q_B)$ The expressions on the rightmost end are implemented and shown in the circuit diagram.