Skip to content
Delay insensitive carry lookahead adder. Made using Magic Software. This is a 4-bit implementation but similar blocks can be explored to higher number of bits
Shell
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
magic
11EC85,11EC86,11EC92_vlsi_project_report.pdf
2ipnand.png
2ipnand1.jpg
3inppnand.png
3ipnand.png
3ipnand1.jpg
4bit_0.png
4bit_1.png
4bit_2.png
4bit_3.png
4bit_cla.png
4bitmcla.png
4ipnand.png
4ipnand1.jpg
4ipsm.png
Cmos_nand_gate.jpg
De-Man_1983.pdf
FastCLA.pdf
LICENSE
MPFAfinal.png
README.md
area time power tradeoffs in parallel adders.pdf
cmos_inverter.jpg
delay insensitive carry lookahead adders.pdf
images-1.jpeg
inverter.png
logic_4-nand.gif
logic_4-nand.jpg
mpfa.jpg
mpfa.png
mpfamagic.png
mpfasim.png
nand3.png
spcla_4bit.jpg
stage1.jpg
stage1.png
stage1_1.jpg
xor&nand.png
xor.png
xor11.jpg
xor1sim.png
xordiag.jpg

README.md

Delay_Insensitive_Carry_Lookahead_Adder

Delay insensitive carry lookahead adder. Made using Magic Software. This is a 4-bit implementation but similar blocks can be explored to higher number of bits

You can’t perform that action at this time.