
VLSI DESIGN LAB

MODULE 1 REPORT : CIRCUIT SIMULATION W	ITH NGSPICE
Submitted by :	
Amol Kadam Maroti	08ec06
Ankit Anand	08ec10

Lab 1:


Study the input and output characteristic of NMOS transistor. effect of length ,width ,Vto ,Vsb ,lambda , and temperature on the behavior of transistor.

*Id vs Vdd:




The id vs Vdd curve is at first linear then becomes varies slowly in saturation region due to channel length modulation which should be otherwise constant.

*Id vs Vgg:




Initially the current is zero as the channel is not formed. This is till Vgs crosses the threshold voltage. Then the current varies almost linearly

Lambda variation: Id vs Vdd




The current for different values of lambda. The variation is due to the (1 + lambda*Vds) factor in the expression of the current.

Lambda variation: Id vs Vgg




Length variation: Id vs Vdd:




When Vgg is more than Vth, the current varies as shown above with Vdd.If the length parameter is changed then the current decreases with increase in length which can be seen by the values on y-axis.

length variation:




The above curve shows the effect of length variation on current with respect of Vgg for a constant value of Vdd.

Temperature variation :




The above curve shows the variation of current with Vgg and Vdd at temperature of 0.


Temperature Variation: at temp = 25



Temperature variation : at temp = 50




Vsb variation:




As Vsb increases the threshold voltage increases ,so initially the current is zero till the gate voltage crosses the threshold voltage.

Vsb variation




Vto variation:




Since the threshold voltage increases with the increases with the increase in the source to body voltage, so the current also increases.

Vto variation:




Width variation:




The current increases linearly with the increase in the width parameter.

Width variation:




Resistive load inverter:




As usual the current decreases with the increase in resistance.


W/L variation




The effect of variation in the the current with respect to w/l is shown above. The current increases with the increase in the w/l.




Nmos load:




VTC of Inverter:




Pmos_load_tf




Pmosload_cap




Nmos_load_tf:




Nmos load with Various w/l:




Pmos_load:




Pmos load with capacitance:



Cmosp_dc:




The variation in power with different values of w/l:




Since the current increases with increase in w/l...so the power also increases.


Transient analysis with various w/l values:




Power dissipation during rise time and fall time:




Power dissipation for tr = tf = 0.5ns:




Cmos inverter with various values of output capacitance:




Rise time with loads:




Nand:




Nand dc




Nor




Xor:




Nand Vsb effect




Aoi hazard



Aoi out



Aoi_pseudo:



Aoi pulldown

