

Computer Organization & Architecture

Unit-2 Notes

By

Dr. Lalit Saraswat

• Carry Look Ahead Adder

What is carry look ahead adder?

Definition:-

“A carry-look ahead adder (CLA) is a type of fast parallel adder used in digital logic to calculate the carry signals in advance from the input signals.”

They **reduce** carry propagation **time** and implement addition of binary numbers.

It is also known as:


Carry look ahead generator or fast adder or

Carry predictor.

It is an improvement over '**Ripple carry adder**' circuit.

Carry Look Ahead Adder

- Consider the full adder



where intermediate signals are labelled as P_0 , G_0 , and defined as:

$$P_0 = X_0 \oplus Y_0$$

$$G_0 = X_0 \cdot Y_0$$

- The outputs, C_1, S_0 , in terms of P_0, G_0, C_0 , are:

$$S_0 = P_0 \oplus C_0 \quad \dots(1)$$

$$C_1 = G_0 + P_0 \cdot C_0 \quad \dots(2)$$

- If you look at equation (2),

$G_0 = X_0 \cdot Y_0$ is a *carry generate* signal

$P_0 = X_0 \oplus Y_0$ is a *carry propagate* signal

Carry Look Ahead Adder


- For 4-bit ripple-carry adder, the equations to obtain four carry signals are:

$$C_1 = G_0 + P_0.C_0$$

$$C_2 = G_1 + P_1.C_1$$

$$C_3 = G_2 + P_2.C_2$$



$$C_4 = G_3 + P_3.C_3$$



- 4-level circuit for $C_2 = G_1 + P_1.C_1$
- These formula are deeply nested, as shown here for C_2 :
- Nested formula/gates cause ripple-carry propagation delay.
- Can reduce delay by expanding and flattening the formula for carries. For example, $C_2 = G_1 + P_1.C_1 = G_1 + P_1.(G_0 + P_0.C_0)$

$$= G_1 + P_1.G_0 + P_1.P_0.C_0$$

Carry Look Ahead Adder





- Other carry signals can also be similarly flattened.

$$\begin{aligned} C_3 &= G_2 + P_2 C_2 = G_2 + P_2 (G_1 + P_1 G_0 + P_1 P_0 C_0) \\ &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0 \end{aligned}$$

$$\begin{aligned} C_4 &= G_3 + P_3 C_3 \\ &= G_3 + P_3 (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_0) \\ &= G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_0 \end{aligned}$$

Carry Look Ahead Adder



Carry Look Ahead generator

Advantages of carry look ahead adder

1. Like ripple carry adder we need not to wait for the propagation of carries to get the sum.
2. A carry-look ahead adder improves speed by reducing the amount of time required to determine carry bits.
3. The carry-look ahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bits.

Disadvantages of carry look ahead adder

The disadvantage of CLA is that the carry logic block gets very complicated for more than 4-bits.


For that reason, CLAs are usually implemented as 4-bit modules and are used in a hierarchical structure to realize adders that have multiples of 4-bits.



Multiplication

1011	Multiplicand (11)
× 1101	Multiplier (13)
<hr/> 1011	}
0000	
1011	
1011	
<hr/> 10001111	Product (143)

Multiplication of Unsigned Binary Integers



(a) Block Diagram

C	A	Q	M			
0	0000	1101	1011	Initial Values		
0	1011	1101	1011	Add	}	First Cycle
0	0101	1110	1011	Shift		
0	0010	1111	1011	Shift	}	Second Cycle
0	1101	1111	1011	Add		
0	0110	1111	1011	Shift	}	Third Cycle
1	0001	1111	1011	Add		
0	1000	1111	1011	Shift	}	Fourth Cycle

(b) Example from Figure (product in A, Q)

Hardware Implementation of Unsigned Binary Multiplication




Figure **Flowchart for Unsigned Binary Multiplication**


BOOTH'S MULTIPLICATION ALGORITHM



What is booth's algorithm?

- Booth's multiplication algorithm is an algorithm which multiplies 2 signed or unsigned integers in 2's complement.
- This approach uses fewer additions and subtractions than more straightforward algorithms.

Booth's Algorithm



Figure

Booth's Algorithm for Twos Complement Multiplication

Example of Booth's Algorithm

A	Q	Q ₋₁	M	Initial Values	
0000	0011	0	0111		
1001	0011	0	0111	$A \leftarrow A - M$ Shift	} First Cycle
1100	1001	1	0111		
1110	0100	1	0111	Shift	} Second Cycle
0101	0100	1	0111	$A \leftarrow A + M$ Shift	} Third Cycle
0010	1010	0	0111		
0001	0101	0	0111	Shift	} Fourth Cycle

Figure 1 **Example of Booth's Algorithm (7× 3)**

CASE 2 – Negative Multiplier: $(5)_{10} \times (-4)_{10}$

Multiplicand (B) = 0101(5) , Multiplier (Q) = 1100(-4)

Steps	A	Q	Q-1	Operation
	0000	1100	0	Initial
Step 1 :	0000	0110	0	Right Shift
Step 2 :	0000	0011	0	Right Shift
Step 3 :	1011	0011	0	$A \leftarrow A - B$
	1101	1001	1	Right Shift
Step 4:	1110	1100	1	Right Shift
	1110	1100		
11101100 = -20 (2's complement of 20)				

Examples Using Booth's Algorithm

$ \begin{array}{r} 0111 \\ \times 0011 \\ \hline 11111001 \\ 0000000 \\ 000111 \\ \hline 00010101 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 1-1 \\ 0-1 \\ (21) \end{array} $
$ \begin{array}{r} 0111 \\ \times 1101 \\ \hline 11111001 \\ 0000111 \\ 111001 \\ \hline 11101011 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 0-1 \\ 1-0 \\ (-21) \end{array} $

(a) $(7) \times (3) = (21)$

(b) $(7) \times (-3) = (-21)$

$ \begin{array}{r} 1001 \\ \times 0011 \\ \hline 00000111 \\ 0000000 \\ 111001 \\ \hline 11101011 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 1-1 \\ 0-1 \\ (-21) \end{array} $
$ \begin{array}{r} 1001 \\ \times 1101 \\ \hline 00000111 \\ 1111001 \\ 000111 \\ \hline 00010101 \end{array} $	$ \begin{array}{r} (0) \\ 1-0 \\ 0-1 \\ 1-0 \\ (21) \end{array} $

(c) $(-7) \times (3) = (-21)$

(d) $(-7) \times (-3) = (21)$

Figure Examples Using Booth's Algorithm

ARRAY MULTIPLIER

- An array multiplier is a digital combinational circuit that is used for the multiplication of two binary numbers by employing an array of full adders and half adders.
- Array multiplier is well known due to its regular structure.

A 2-Bit by 2-Bit Binary Multiplier





Fig. A 2-Bit by 2-Bit Binary Multiplier

Array Multiplier





FIGURE .
Four-bit by three-bit binary multiplier



Division




Figure **Example of Division of Unsigned Binary Integers**




Figure **Flowchart for Unsigned Binary Division**

A	Q	
0000	0111	Initial value
0000 <u>1101</u> 1101 0000	1110 1110	Shift Use twos complement of 0011 for subtraction Subtract Restore, set $Q_0 = 0$
0001 <u>1101</u> 1110 0001	1100 1100	Shift Subtract Restore, set $Q_0 = 0$
0011 <u>1101</u> 0000	1000 1001	Shift Subtract, set $Q_0 = 1$
0001 <u>1101</u> 1110 0001	0010 0010	Shift Subtract Restore, set $Q_0 = 0$

Figure Example of Restoring Twos Complement Division (7/3)




Floating-Point Representation

Principles

- With a fixed-point notation it is possible to represent a range of positive and negative integers centered on or near 0
- By assuming a fixed binary or radix point, this format allows the representation of numbers with a fractional component as well
- Limitations:
 - Very large numbers cannot be represented nor can very small fractions
 - The fractional part of the quotient in a division of two large numbers could be lost



Typical 32-Bit Floating-Point Format



(a) Format

$$\begin{aligned} 1.1010001 \times 2^{10100} &= 0 \ 10010011 \ 101000100000000000000000 = 1.6328125 \times 2^{20} \\ -1.1010001 \times 2^{10100} &= 1 \ 10010011 \ 101000100000000000000000 = -1.6328125 \times 2^{20} \\ 1.1010001 \times 2^{-10100} &= 0 \ 01101011 \ 101000100000000000000000 = 1.6328125 \times 2^{-20} \\ -1.1010001 \times 2^{-10100} &= 1 \ 01101011 \ 101000100000000000000000 = -1.6328125 \times 2^{-20} \end{aligned}$$

(b) Examples

Figure Typical 32-Bit Floating-Point Format



Floating-Point

Significand


- The final portion of the word
 - Any floating-point number can be expressed in many ways
-

The following are equivalent, where the significand is expressed in binary form:


$$\begin{aligned} &0.110 * 2^5 \\ &110 * 2^2 \\ &0.0110 * 2^6 \end{aligned}$$

- *Normal number*
 - The most significant digit of the significand is nonzero


IEEE 754 Formats



(a) **binary32 format**



(b) **binary64 format**



(c) **binary128 format**

Figure IEEE 754 Formats

Table 10.6 Floating-Point Numbers and Arithmetic Operations

Floating Point Numbers	Arithmetic Operations
$X = X_S \cdot B^{X_E}$ $Y = Y_S \cdot B^{Y_E}$	$X + Y = \left(X_S \cdot B^{X_E - Y_E} + Y_S \right) \cdot B^{Y_E} \quad \begin{matrix} \text{if } X_E \leq Y_E \\ \text{if } X_E > Y_E \end{matrix}$ $X - Y = \left(X_S \cdot B^{X_E - Y_E} - Y_S \right) \cdot B^{Y_E}$ $X \cdot Y = (X_S \cdot Y_S) \cdot B^{X_E + Y_E}$ $\frac{X}{Y} = \frac{X_S}{Y_S} \cdot B^{X_E - Y_E}$

Examples:

$$X = 0.3 \cdot 10^2 = 30$$

$$Y = 0.2 \cdot 10^3 = 200$$

$$X + Y = (0.3 \cdot 10^{2-3} + 0.2) \cdot 10^3 = 0.23 \cdot 10^3 = 230$$

$$X - Y = (0.3 \cdot 10^{2-3} - 0.2) \cdot 10^3 = (-0.17) \cdot 10^3 = -170$$

$$X \cdot Y = (0.3 \cdot 0.2) \cdot 10^{2+3} = 0.06 \cdot 10^5 = 6000$$

$$X \div Y = (0.3 \div 0.2) \cdot 10^{2-3} = 1.5 \cdot 10^{-1} = 0.15$$

Floating-Point Addition and Subtraction




Figure Floating-Point Addition and Subtraction ($Z \leftarrow X \pm Y$)

Floating-Point Multiplication




Figure Floating-Point Multiplication ($Z \leftarrow X \times Y$)

Floating-Point Division




Figure Floating-Point Division ($Z \leftarrow X/Y$)