Computer Organization & Architecture

Unit-2 Notes

By

Dr. Lalit Saraswat

What is carry look ahead adder?

Definition:-

"A carry-look ahead adder (CLA) is a type of fast parallel adder used in digital logic to calculate the carry signals in advance from the input signals."

They reduce carry propagation time and implement addition of binary numbers.


It is also known as:

Carry look ahead generator or fast adder or

Carry predictor.

It is an improvement over 'Ripple carry adder' circuit.

Consider the full adder



where intermediate signals are labelled as P_o , G_o , and defined as:

$$\mathbf{P}_{o} = \mathbf{X}_{o} \oplus \mathbf{Y}_{o}$$
$$\mathbf{G}_{o} = \mathbf{X}_{o} \cdot \mathbf{Y}_{o}$$

The outputs, C_1, S_0 , in terms of P_0, G_0, C_0 , are:

$$S_0 = P_0 \oplus C_0$$
 ...(1)
 $C_1 = G_0 + P_0.C_0$...(2)


If you look at equation (2),

$$G_0 = X_0.Y_0$$
 is a *carry generate* signal $P_0 = X_0 \oplus Y_0$ is a *carry propagate* signal


For 4-bit ripple-carry adder, the equations to obtain four carry signals are:

$$C_1 = G_0 + P_0.C_0$$

 $C_2 = G_1 + P_1.C_1$
 $C_3 = G_2 + P_2.C_2$
 $C_4 = G_3 + P_3.C_3$



- 4-level circuit for $C_2 = G_1 + P_1 \cdot C_1$
- These formula are deeply nested, as shown here for C₂:
- Nested formula/gates cause ripple-carry propagation delay.
- Can reduce delay by expanding and flattening the formula for carries. For example, $C_2 = G_1 + P_1.C_1 = G_1 + P_1.(G_0 + P_0C_0)$ = $G_1 + P_1.G_0 + P_1.P_0.C_0$



Other carry signals can also be similarly flattened.


$$C_{3} = G_{2} + P_{2}C_{2} = G_{2} + P_{2}(G_{1} + P_{1}G_{0} + P_{1}P_{0}C_{0})$$


$$= G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0}$$

$$C_{4} = G_{3} + P_{3}C_{3}$$

$$= G_{3} + P_{3}(G_{2} + P_{2}G_{1} + P_{2}P_{1}G_{0} + P_{2}P_{1}P_{0}C_{0})$$

$$= G_{3} + P_{3}G_{2} + P_{3}P_{2}G_{1} + P_{3}P_{2}P_{1}G_{0} + P_{3}P_{2}P_{1}P_{0}C_{0}$$





Carry Look Ahead generator

Advantages of carry look ahead adder

- 1. Like ripple carry adder we need not to wait for the propagation of carries to get the sum.
- 2. A carry-look ahead adder improves speed by reducing the amount of time required to determine carry bits.
- 3. The carry-look ahead adder calculates one or more carry bits before the sum, which reduces the wait time to calculate the result of the larger value bits.


Disadvantages of carry look ahead adder

The disadvantage of CLA is that the carry logic block gets very complicated for more than 4-bits.


For that reason, CLAs are usually implemented as 4-bit modules and are used in a hierarchical structure to realize adders that have multiples of 4-bits.



Multiplication



Multiplication of Unsigned Binary Integers



(a) Block Diagram

0	A 0000	Q 1101	M 1011	Initial Values
0	1011	1101	1011	Add } First Shift Cycle
О	0010	1111	1011	Shift } Second Cycle
0	1101	1111	1011	Add } Third Shift Cycle
1 0	0001	1111	1011	Add } Fourth Shift C ycle

(b) Example from Figure (product in A, Q)

Hardware Implementation of Unsigned Binary Multiplication




Figure Flowchart for Unsigned Binary Multiplication



What is booth's algorithm?

- Booth's multiplication algorithm is an algorithm which multiplies 2 signed or unsigned integers in 2's complement.
- This approach uses fewer additions and subtractions than more straightforward algorithms.




Figure Booth's Algorithm for Twos Complement Multiplication

Example of Booth's Algorithm

A	Q	Q ₋₁	M	
0000	0011	0	0111	Initial Values
1001	0011	0	0111	$A \leftarrow A - M $ First
1100	1001	1	0111	Shift \int \int \text{Cycle}
1110	0100	1	0111	Shift Second
1110				Shift Scycle
0101	0100	1	0111	$A \leftarrow A + M$ Third
0010	1010	0	0111	Shift Scycle
0001	0101	0	0111	Shift } Fourth
0001	0101	- O	0111	Shire Shire Succession

CASE 2 - Negative Multiplier: (5)10X (-4)10

Steps	A	Q	Q-1	Operation
	0000	1100	0	Initial
Step 1:	0000	0110	<u>o</u>	Right Shif
Step 2:	0000	0011	0	Right Shif
Step 3:	1011	001 <u>1</u>	<u>0</u>	A ← A - B
	1101	1001	1	Right Shift
Step 4:	1110	1100	1	Right Shift
ACCOMPANIES OF THE PARIETY OF THE PA	1110	1100		


Examples Using Booth's Algorithm

Figure Examples Using Booth's Algorithm

ARRAY MULTIPLIER

- An array multiplier is a digital combinational circuit that is used for the multiplication of two binary numbers by employing an array of full adders and half adders.
- Array multiplier is well known due to its regular structure.

A 2-Bit by 2-Bit Binary Multiplier






Fig. A 2-Bit by 2-Bit Binary Multiplier

Array Multiplier




FIGURE Four-bit by three-bit binary multiplier



Division




Figure Example of Division of Unsigned Binary Integers




Figure Flowchart for Unsigned Binary Division

A	Q	
0000	0111	Initial value
0000	1110	Shift
1101		Use twos complement of 0011 for subtraction
1101		Subtract
0000	1110	Restore, set $Q_0 = 0$
0001	1100	Shift
1101		
1110		Subtract
0001	1100	Restore, set $Q_0 = 0$
0011	1000	Shift
1101		
0000	1001	Subtract, set $Q_0 = 1$
0001	0010	Shift
1101		
1110		Subtract
0001	0010	Restore, set $Q_0 = 0$

Figure Example of Restoring Twos Complement Division (7/3)


+

Floating-Point Representation

Principles

- With a fixed-point notation it is possible to represent a range of positive and negative integers centered on or near 0
- By assuming a fixed binary or radix point, this format allows the representation of numbers with a fractional component as well
- Limitations:
 - Very large numbers cannot be represented nor can very small fractions
 - The fractional part of the quotient in a division of two large numbers could be lost

Typical 32-Bit Floating-Point Format



(b) Examples

+

Floating-Point

Significand

- The final portion of the word
- Any floating-point number can be expressed in many ways

The following are equivalent, where the significand is expressed in binary form:

- Normal number
 - The most significant digit of the significand is nonzero




Figure IEEE 754 Formats

Table 10.6 Floating-Point Numbers and Arithmetic Operations

Floating Point Numbers	Arithmetic Operations
$X = X_S \cdot B^{X_E}$ $Y = Y_S \cdot B^{Y_E}$	$X + Y = \begin{pmatrix} X_S & B^{X_E - Y_E} + Y_S \end{pmatrix} & B^{Y_E} & X_E & Y_E \\ X - Y = \begin{pmatrix} X_S & B^{X_E - Y_E} - Y_S \end{pmatrix} & B^{Y_E} & X_E & Y_E \end{pmatrix}$
	$X \cdot Y = (X_S \cdot Y_S) \cdot B^{X_E + Y_E}$
	$\frac{X}{Y} = \underbrace{\overset{\mathcal{R}}{\xi}}_{X_S} \underbrace{\overset{\ddot{0}}{\dot{g}}}_{X_S} \stackrel{\ddot{b}}{\dot{g}} \stackrel{\mathcal{L}}{F}$

Examples:

$$X = 0.3 \cdot 10^2 = 30$$

 $Y = 0.2 \cdot 10^3 = 200$
 $X + Y = (0.3 \cdot 10^{2-3} + 0.2) \cdot 10^3 = 0.23 \cdot 10^3 = 230$
 $X - Y = (0.3 \cdot 10^{2-3} - 0.2) \cdot 10^3 = (-0.17) \cdot 10^3 = -170$
 $X \cdot Y = (0.3 \cdot 0.2) \cdot 10^{2+3} = 0.06 \cdot 10^5 = 6000$
 $X \cdot Y = (0.3 \cdot 0.2) \cdot 10^{2-3} = 1.5 \cdot 10^{-1} = 0.15$

Floating-Point Addition and Subtraction




Figure Floating-Point Addition and Subtraction $(Z \leftarrow X \pm Y)$

Floating-Point Multiplication




Figure Floating-Point Multiplication ($Z \leftarrow X \times Y$)

Floating-Point Division




Figure Floating-Point Division (Z← X/Y)