Assignment -5

1)

A CPU generates 32-bit virtual address. The page size is 4 KB. The processor has a TLB which can hold of total of 128 page table entires and is 4 way-set associative. Find minimum size of TLB tag?

80m:-

Size of page = 4 KB = 2/12

Total no ob bits needed to address a page frame = 32-12 = 20

If there are 'n' cache lines in a set, the cache Definition :replacement is called n-way set associative.

Now, :: TLB is 4 way get associative & can hold total 128 (2°7) page table entires, no. of sets in cache = $\frac{2^{7}}{(2^{2})} = 2^{5}$. So 5 bits

are needed to address a set, and

15 (20-5) bits needed for tag. Ary 15 bits.

2.)

A compider uses 46-bit virtual address, 32-bit physical address, & a three-level paged page table organization. The page table base register stores the base address of first-level table (T1), which occupies exactly one page. Each entry of TI Stores the base address of a page ot second level table (T2). Each entry of T2 stores bare address et 3rd-level table (T3). Each entry of T3 stores a page table entry (PTE). The PTE has a 1 MB 16 way set associative virtually indexed physically tagged cache. The cache block size is 64 bytes. What is size of a page in KB in this computer?

8017:-

Let page size is ob 'x' bits.

Size of T1= 2x bytes (bcz T1 occupies one page exactly).

Now, no. et entries in T1= 22.

(bcz each page table entry is
32 bytes or 4 bytes in size)

No ob entries in TI= No ob second level page . tables.

(bcz each I-level page table entry stores the base address of page et II-level page table).

Total size of 2nd level page tables: $\left(\frac{2^{x}}{4}\right) \times \left(2^{x}\right)$

Similarly, no of entires in II-level page tables = $\frac{\sqrt{2^{2}}}{\sqrt{4}} \times \left(\frac{2^{2}}{\sqrt{4}}\right)$.

NY Jeans Contract of the Contr

Total size of third level page tables= $\left(\frac{2^{\chi}}{4}\right) \times \left(\frac{2^{\chi}}{4}\right) \times \left(2^{\chi}\right)$ Similarly, total no ob entries (page) in all III-level Page tables = $\left(\frac{2^{\chi}}{4}\right) \times \left(\frac{2^{\chi}}{4}\right) \times \left(\frac{2^{\chi}}{4}\right)$ = 2(3x-6).Size of virtual memory = 246. : No ob pages in $VM = \frac{2^{46}}{9^{24}} = 2^{(46-2)}$ Total no of the page in II-level page tables= No ot pages in VM. (3x-6) = 2(46-x)8x-6=46-x to be a yelma white =) Page size out is of 13 bits. or Page size = 2^{t3} bytes = 8 KB. 20 Ush a bour a rockly brown on which we had

buck the new whole the know we was the fig.

3.) Let the page fault service time be 10 ms in a computer with any memory accept time being 20 ms. 4 one page fautt is generated for every 106 memory accesses, what is effective access for the memory? Let P be the page fault rate Effective memory access time = p * (page fault service time) + (1-p) * (memory access time) =) (106 x 106 ns+ $\left(1 - \left(\frac{1}{106}\right)\right) \times 20 \text{ ns}$ as 30 ns (approx.). A process uses 36-bit Physical addresses and 82 4.) bit virtual addresses, with a page frame size ot 4 Kbytes. Each page table entry is ot size 4 bytes. A three level page table is used for vistual to physical address translation, where the virtual address is used as follows. · Bits 30-31 are used to index Into the first level page table. . Bits 21-29 are used to index into 2nd. level

· Bits 12-20 are used to index into 3rd level page table, and · Bits 0-11 are used as obtset within the page. The no. of bits required for addressing the next level page table (or page frame) in the page table entry of first, second & 3rd level page tables are respecti-Vely. Soln -Virtual address size = 32 bits. Physical address size = 36 bits. Physical memory size = 236 bits. Page frame size = 4x bytes = 212 bytes. No ob bits required to access physical memory frame = 36-12 = 24. 30, in 3rd level of page, 24 bits are required to access an entry. Ans. 9 bits of virtual address are used to access and level paye table entry & size of pages in and level is 4 kytes. So, size of and level page table is (29) * 4= 2" bytes. It means there are (236/2") possible locations to store this page table. by 25 : 2nd. page table requires 25 bits to address Any

Similarly, the warm page first page needs 25 bib to address it. Ans . Consider a paging hardware with a TLB. Assume 5.) that the entire page table and all the pages are in the physical memory. It takes 10 msec. to search the TLB & 80 muc. to access (the physical memory. If the TLB hit ratio is 0.6, what is the effective memory access time (in meec)? Effective memory access fine = TLB hit X (TLB access time + memory acress time) + TLB miss (TLB access time + page table access time + memory access time = 0.6 (10+80) + 0.4(10+80+80) = 54+68 = 122 msec. Any

The memory access time is I need for a read operation with a hit in cache, 5 nsec for a read operation with a miss in cache, 2 nsec for a write operation with a hit in cache 4 10 nece for a write operation with a miss in cache Execution of a sequence of instructions involves 100 instructions fetch operations, 60 memory operand read operations & 40 memory operand write operation. The cache hit ratio is 0.8. What is any MAT (in used) in executing the sequence of Instructions? Total no ob instructions = 100+60+40= 200 Lome Time taken for 100 fetch operations (fetch = read) = 100 x ((0.9 x i) + (0.1 x 5)) Lo time taken for read when there is eache hit = 140 ns Time taken for 60 read operations: 60 + (00 x1) + (01x5)) # 84 ns. Time taken for 40 wints operations, = 40 x ((0.9x2) + (0.1x10)) so, the total time taken for 200 operations 1 = 140+84 +112 = 336 nsec Avg time taken = 336/200 = 1.68 nsec Any

Consider a system with a two-level paging scheme in which a regular MAT 150 nsec, and servicing a page faut take 8 msec. An avg. instructions take 100 nsec of CPU time, & 2 memory accesses. The TLB hit ratio is 90%, the page fault rate is one in every 10,000 instructions. What as the effective ang instruction execution time! Page fautt vate is given 1 page 10,000 instructions. solu. : There are 2 memory access/instruction, so we need double address translation time for ang. instruction execution time. There are 2 page table accessed if TLB miss access occured. => TLB access assumed as 0 .. Aug. Instruction exec. time = Aug. CPU exec. time + ang time for getting data. JAvg. CPU exectiment Avg. address translation time for each instru- + Aug. memory fetch time for each instruction + Aug. page fautt fine for each instruction.) $= 100 + 2 \times (0.9 \times (0) + 0.1 \times (2 \times 150)) + 2 \times 150 +$ 10,000 x 8 x 10 6 = 100 + 60 + 300 + 800 = 1260 ns. Any

8.)

A processor uses 2-level page tables for vistual to Physical address translation. Page tables for both levels are stored in main memory. Virtual & physical addresses are both 32 bits wide. The memory is byte addressable. For virtual to physical address translation, the 10 most significant bits at the Virtual address are used as index into the 1st level page table while the next to bits are used as index irdo the 2nd level page table. The 12 least eignificant bits of the vortual address are used as othset within the page. Assume that the page table endries in both levels of page tables are 4 bytes wide. Further, the processor has a TLB, with a hit ratio of 96%. The TLB cache recently used virtual page no. and the corresponding physical page no. The processor also has a physically addressed cache with a hit rate ob 90%. Main memory access time is consec, cache access time is I now, & TLB access time is also I usec. Assuming that no page faults occur, what is the aug. time taken to access a virtual address?

Pau:

The possibilities are

TLB Hit * Cache Hit + TLB Hit * Cache Miss +

TLB Miss * Cache Hit + TLB miss *

Cache Miss

= 0.96 * 0.9 * 2 + 0.96 * 0.1 * 12 + 0.04 * 0.9 * 22+ 0.04 * 0.1 * 32 ≈ 4 nsec (When TLB miss occurs it takes I as & for physical address it has to go through 2 level page tables which are in main memory & takes 2 memory access & that page is found in cache taking I usec which gives total of 22 usec) :. Avg. time taken to access a virtual add = 3.8 x 4 nsec. the pathies age by combine pulsating at wast save prince and