



Abstraction



application



Drawback - application build for on OS cannot run on other OS.

Here comes virtualisation

a software required to map the instructions of windows corresponding to linux. It is called hypervisor, virtual software.

like JVM in java for portability.

x86, ISA  
system call

hardware & software etc everything designed by different people yet work together

hardware provide ISA. instruction set architecture to user of the system. it is the interface b/w hardware & software.

App. Binary interface (ABI)


user application can only use user ISA.

to run applications on different systems well  
define ISA is required

complexity on implementation level is easy eg:-  
windows, MAC, x86 etc

Drawback -; application / software / process of  
one system does not ~~def~~ work on other system.

How to run CSQO of windows on linux?  
mapping the instructions



we have to transform add to add'()

2 types of virtual machine -;

process virtual machine (support a process)  
system virtual machine → supports full ISA


JVM was made for portability.

byte code generated in java is portable i.e any machine  
having JVM can run this byte code.


CLI (Common Language Infrastructure) is distinct  
as JVM in ~~java~~ java.

system's virtual machine (support OS or ISA)

- ① Classical system VM } same ISA
- ② Hosted VM (VMM) } different ISA
- ③ whole system VM
- ④ code signed VM



② eg- ~~Xen~~ <sup>Xen</sup> hypervisor





Process VM      VM      System VM

↳ Emulation      ↳ Interpretation  
                              ↳ Binary translation




↳ Optimization      Dynamic Binary optimization

↳ High level language VM (JVM)



Same ISA → Multiprogramming  
 → Same ISA Binary optimizer


Different ISA → Emulators  
 → High Level language VM (JVM)



goal → to optimize interpretation

### ① Basic Interpretation

\* 32 bit instructions



branch Instruction  
if-else or switch

using branch instruction we used to interpret the code.

```
while(!halt && !interrupt) {  
    inst = code[PC];  
    opcode = extract(inst, 31, 6);  
    switch(opcode) {  
        case: Load word & zero:  
        case ALU: ALU(inst);  
        case Branch: Branch(inst);  
        . . . .
```


}

}

part - II block code


imitation  
our goal is to optimize the code interpretation

ALU(inst) is a function call & switch is  
a branch statement. These all are the overhead  
for the code.



version-1 decode - dispatch  
or basic interpretation

Interpret routine



version 2 threaded

Implementation

disadvantage size of code is very large

Basic predecoding

interpretation means line by line whereas in binary translation whole code is converted altogether.

in threaded before goto there is a dispatch instruction  
predecoding Direct thread Interpretation

PC	RT	RA	RB

PC routine	RT	RA	RB


if opcode is add type  $\Rightarrow$  then on seeing the opcode  
function we are send to routine of that function

① size of opcode is replaced by PC  
②  $\therefore$  requires more space.

② if address of PC is ~~the~~ routine is replaced  
then we cannot go there.

③ portability is an issue in direct threaded


add %edx, 4(%eax)  
[eax + 4]  
xyz + edx



movl 4(%eax), %edx  
[eax+4]  $\leftarrow$  edx

add %eax, 4

Code Discovery Problem -; from where the code start  
Code Location Problem -; where to jump



add  
load  
store  
loop: load  
add  
store  
brcont skip

Dynamic basic block  
is translated in a single go


load  
sub

ppt-30 (Lecture-2) Dynamic translation Diagram

SPC (source program counter)

Interpretation of 19-32


Prefix	opcode	opcode	MOD R/M	SIB	Displacement	
0-4	optional	optional	optional	optional	0,1,2,4	0,1,2,4



pg-38 to 48, 58-61 disadvantage of SW indirect jump prediction

pg-60, 61

2.7.2, 2.7.3



3000H

if this 3000H becomes 3020H



add  
load  
store  
loop: load  
add  
store  
brcont skip  
load  
sub

Dynamic basic block  
is translated in a single go

ppt-30 (Lecture-2) Dynamic translation diagrams

SPC (source program counter)

Interpretation of 14-32

prefix	opcode	opcode	MOD R/M	SIB	Displacement	
0-4	optional	optional	optional	0,1,2,4	0,1,2,4	





fig-38 to 48, 58-61 Disadvantage of SW indirect jump prediction

fig-60, 61

2.7.2, 2.7.3



3000H

if this 3000H becomes 3020H

we want mapping from SPC to TPC

where there is jump or branch statement, there starts a dynamic block

in register indirect jump, translation chaining will fail.  
12 Feb '20


Instruction set issues  
source ISA

target ISA  
TISA

no of reg < no of reg easy



no of reg > no of reg



register is diff from main memory  
(time is more)

condition codes → tells state of accumulator  
flag

Carry flag	Sign	Zero	Parity	Auxiliary	Cy
------------	------	------	--------	-----------	----

SISA      TISA  
Byte addressable      word addressable

network legendian  
little endian

29 Case Study x