
Design of Carry Lookahead Adders

- To reduce the computation time
 - faster ways to add two binary numbers by using carry lookahead adders.
 - creating two signals P (Carry Propagator) and G (Carry Generator). The block diagram of a 4-bit Carry Lookahead Adder is shown in next slide



- Sum_i = $A_i \oplus B_i \oplus C_i$
- $C_{i+1} = A_i \cdot B_i + (A_i \oplus B_i) C_i$

Replace by

- $P_i = A_i \oplus B_i$
- $G_i = A_i \cdot B_i$
- The output sum and carry can be expressed as
- Sum_i = $P_i \oplus C_i$
- $C_{i+1} = G_i + (P_i \cdot C_i)$

Boolean function for the carry output of each stage and substitute for each Ci its value from the previous equations:

- $\cdot C_1 = G_0 + P_0 \cdot C_0$
- $C_2 = G_1 + P_1 \cdot C_1 = G_1 + P_1 \cdot G_0 + P_1 \cdot P_0 \cdot C_0$
- $C_3 = G_2 + P_2 \cdot C_2 = G_2 + P_2 \cdot G_1 + P_2 \cdot P_1 \cdot G_0 + P_2 \cdot P_1 \cdot P_0 \cdot C_0$
- $C_4 = G_3 + P_3 \cdot C_3 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot G_0 + P_3 \cdot P_2 \cdot P_1 \cdot P_0 \cdot C_0$

(Note: Five fan in gate is practical limit)

carry look-ahead generator

Logic alagiani or

C₃ is propagated at the same time as C₂ and C₁.





Fig. 4-11 Logic Diagram of Carry Lookahead Generator



Group Propagate and Group Generate Delay


 The Carry Look Ahead 4-bit adder can also be used in a higher-level circuit by having each CLA Logic circuit produce a propagate and generate signal to a higher-level CLA Logic circuit. The group propagate (PI₀) and group generate (GI₀) for a 4-bit CLA are:


```
PI_0 = P_3 \cdot P_2 \cdot P_1 \cdot P_0
after Pi
GI_0 = G_3 + P_3 \cdot G_2 + P_3 \cdot P_2 \cdot G_1 + P_3 \cdot P_2 \cdot P_1 \cdot P_3 \cdot P_4 \cdot P_5 \cdot P_5
```

(2gate levels (and,or) after Pi and Gi)

 G_0

All 4bit adder Si - 4 gate delays, PG=PI₀ All 4 bit adder Ci – 3 gate delays GG=GI₀





C4 to C12 : 5 gate delays, <u>C15 : 2 more gate delays in 4bit CLA(5+2=7)</u> S15 .. S 4 : 1 more gate delays= 1+7=8

Compare Carry Look Ahead to Ripple Carry

- The signal from input carry C_{in} to output carry C_{out} requires an AND gate and an OR gate
 - two gate levels.
- four full adders in the parallel adder, the output carry C_5 would have 2 X 4 = 8 gate levels from C_1 to C_5 . For an n-bit parallel adder, there are 2n gate levels to propagate through for **ripple carry adder**
- 16 bit ripple carry $2 \times 16 = 32$ gate delay