B.TECH/CSE/4TH SEM /CSEN 2203/2016 2016

COMPUTER ARCHITECTURE (CSEN 2203)

Time Allotted: 3 hrs

Full Marks: 70


Figures out of the right margin indicate full marks.

Candidates are required to answer Group A and any 5 (five) from Group B to E, taking at least one from each group.

Candidates are required to give answer in their own words as far as practicable.

Group – A (Multiple Choice Type Questions)

| 1. | Choose | e the correct alterna | atives for the fo | llowing: | 10 × | 1 = 10 |
|----|--------|---|--------------------------------------|----------------------------|-----------------------------------|-----------------------|
| | (i) | The performance of (a) the pipeline state (b) consecutive in (c) the pipeline state (d) all of these. | ages have differ structions are d | ent delays lependent on | each other | |
| | (ii) | The number of cypipeline is (a) k+n-1 | ycles required (b) k | to complete (c) nk+1 | n tasks with (d) none of | |
| | (iii) | There is a pipeline What will be the ap (a) 1 | | | circuit? | is is 40. |
| | (iv) | The prefetching is (a) data hazard (c) control hazard | a solution for | | tructural hazar none of these. | rd * |
| | (v) | A 64 input Omega switches? (a) 6 | a Network req | uires how n | | $f 2 \times 2$ (d) 4. |
| | | | | (6) | | (u) 4. |



2+4+4+2=12

S2

CSEN 2203

- WAR and WAW hazards cannot occur in plain vanilla pipeline why? What is a very necessary precondition for occurrence of these types
- Explain what is meant by a Static and a Dynamic pipeline. Can you have a static pipeline which is multifunctional? Can you have a dynamic pipeline which implements a single function only? Explain

[A] <- (R1) R3 <- (R3) + (R2) R5 <- (R4) - (R5)

All the symbols have their usual meanings. You may assume a pipeline unit consisting of four stages.

"Instruction execution throughput increases in proportion with the number of pipeline stages". Is it true? Justify your statement. 3 + 3 + 3 + 3 = 12

- Explain Multistage implementation of a Cube Network with a
 - Consider the following program: (assume Opcode <srec>,<dest>

Mov R1,[R4]; writes to memory location

Assuming a delay slot value of 3, rewrite the code to exploit the Delayed Branching mechanism. Explain briefly how performance is improved because of application of the above technique.

Explain why Memory-to-Memory architecture is not possible in a Array or Vector Processor Architecture.

CSEN 2203

| 5 | [2] | **** | | | OFIA | 440 | 3/2016 | ä |
|----|-----|------|----|-----|--------|-----|--------|---|
| 5. | (a) | What | do | wou | 122.00 | | | ٥ |

mean by the perfect shuffle operation? How is the Omega NW configured to implement the perfect shuffle operation?

(b)

Implement data routing logic of SIMD architecture to compute
$$S(K) = \sum_{k=0}^{K} Ak$$
 for $k = 0$. 1. 2... $N-1$.

Why do we need masking mechanism in SIMD array processors? (c) (2+2) + 5 + 3 = 12

Group - D

With simple diagram explain data flow architecture. Compare with Control Flow architecture.

Draw data flow graph for the following set of instructions: (p)

X = A + B

Y=X/B

Z=A*XM=Z-Y

N=Z*X

P=M/N

(c)

Explain register to register architecture.

7. (a) A 50 MHz processor was used to execute a program with the following instruction mix and clock cycle count

| Instruction Type | Instruction Count | Clock Cycle Count |
|---------------------------|----------------------|----------------------|
| Integer Arithmatic | 50000 | 2 |
| Data Transfer | 70000 | 3 |
| Floating point arithmetic | 25000 | 1 |
| Branch | 4000 | 2 |

Calculate the effective CPI, MIPS rate and execution time for this

Using multiple functional pipeline units you can avoid structural (b) hazards - explain briefly. How is this concept used very effectively in constructing superscalar processors?

TECHICSEI4TH SEM ICSEN 2203/2016

Suppose you have nr processors at your disposal. You have an algorithm like the Matrix multiplication which has O(n3) time complexity. You know using O(n) number of parallel processing elements you can design an algorithm which will run in O(n2) time. Also an algorithm exists with O(n) complexity using $O(n^2)$ number of processing elements. Does this mean you can you get time complexities $O(n^{3-r})$ for r > 3? What interesting event would have occurred had this been achievable?

5+4+3=12

Group - E

Suppose that in an MIMD system, there are 10 processors. Each has its own cache. Suppose two processors each caches a single shared 8. (a) variable X. How many messages are sent across the system for maintaining cache coherency of X if a) Snooping protocol is used? b) If a Centralized Directory Based Protocol is used? Explain your

For the following instruction sequence draw the corresponding Data (b)

Flow Graph:

Suppose you gave an example of a WAR hazard as follows: (c)

11: ADD R1,R2;

R1 <- [A]; 12: MOV A, R1;

Note here that R1 is a likely candidate for WAR hazard. Can you explain what would be a necessary condition for this WAR hazard to occur? Now you claim that just by modifying R1 to R3 in 12 solves the problem. Is this always correct? Please explain briefly. 4+4+(2+2)=12

Which of the following design options are chosen for a RISC based architecture and why? 9. (a)

- (i) Fixed vs. variable length instruction format (ii) Simple vs. complex addressing mode
- (iii) Load-store architecture

CSEN 2203

CSEN 2203

B.TECH/CSE/4TH SEM /CSEN 2203/2016

- Explain the fundamental difference in interprocessor communication mechanism between a multiprocessor and a multicomputer system.
- (c) Point out the essential differences between Control Flow and Data Flow machines.

6 + 3 + 3 = 12