


Parallel Adder: Ripple Carry Adder (Carry Look-ahead adders also is parallel adder)



Serial Adder





Multiplication

• <u>1. For unsigned/+tive integers</u> Sequential Circuit Binary Multiplier


```
(based on multiplication by hand)
     1101---M (Multiplicand) (+13) 4bit
            <u>1011</u>---Q (Multiplier) (+11) <u>x 4bit</u>
         1101 1101×2° ×1
                                       8 bits at
  most
        1101
                1101x21 x1
      0000
                1101x2<sup>2</sup> x 0
              1101x23 x 1
    11 01
```

10001111 (143)

4bit x4bit multiplication need 4bit adder repeat addshift /shift 4 times

С	1101	М	Q		Initial	13
0	0000	А	1011		State	11
0	1101			Add M	Cycle 1	
0	1101		1011			
0	0110		1101	Shift		
0	1101		1101	Add	Cycle 2	
1	0011		1101			
0	1001		1110	Shift		
0	0100		1111	Shift	Cycle 3	
0	1101		1111	Add M	Cycle 4	
1	0001		1111			
0	1000		1111	Shift		143

Register Configuration Sequential Circuit



Multiplication

2. For signed number in 2's complement

Booth Algorithm

Facts used in this algorithm

$$Q=001110 = 2^3 + 2^2 + 2^1 = +14 = 2^4 - 2^1$$

$$M \times Q = M \times 2^4 - M \times 2$$

M (Multiplicand) 4bit

Q (Multiplier) <u>x 4bit</u>


8 bits product

4 cycles to finish calculation
Sign extension needed to keep track of sign

Booth's Algorithm $M \times Q = 7 \times 3$

Α	Q	Q ₋₁	M	-M	Initial	7
0000	0011	0	0111	1001	State	3
1001	0011	0	A-M		Cycle 1	
1001	0011	0				
1100	1001	7	<u>A</u> rithmetic <u>R</u> ight <u>S</u> hift			
1110	0100	5	ARS		Cycle 2	
0111	0100	1	A+M		Cycle 3	
0101 0010	0100 1010	1	ARS			
0001	0101	0	ARS		Cycle 4	21
Prod	uct					

Flowchart of Multiplication using Booth's Algorithm




Multiplication (13 x -6) using Booth's Algorithm

Multiplier bit-pair		Multiplier bit on the right	Multiplicand	
<i>i</i> + 1	i	i-1	selected at position	
0	0	0	0×M	
0	0	1	+ 1 × M	
0	1	0	+1×M	
0	1	1	+2×M	
1	0	0	-2×M	
1	0	1	-1×M	
1	I	0	-1×M	
1	1	1	0×M	

(b) Table of multiplicand selection decisions

Figure 6.14 Multiplier bit-pair recoding.

Bit-pair Recoding of (-6) using Booth Recoding



(a) Example of bit-pair recoding derived from Booth recoding

Multiplication (13 \times -6) using bit-pair recoding of Multipliers using Booth Recoding




Figure 6.15 Multiplication requiring only n/2 summands.