
MICROPROGRAMMED CONTROL

- Control Memory
- Sequencing Microinstructions
- Microprogram Example
- Design of Control Unit
- Microinstruction Format
- Nanostorage and Nanoprogram

COMPARISON OF CONTROL UNIT IMPLEMENTATIONS



TERMINOLOGY

Microprogram

- Program stored in memory that generates all the control signals required to execute the instruction set correctly
- Consists of microinstructions

Microinstruction

- Contains a control word and a sequencing word
 Control Word All the control information required for one clock cycle
 Sequencing Word Information needed to decide
 the next microinstruction address
- Vocabulary to write a microprogram

Control Memory(Control Storage: CS)

- Storage in the microprogrammed control unit to store the microprogram

Writeable Control Memory(Writeable Control Storage:WCS)

- CS whose contents can be modified
 - -> Allows the microprogram can be changed
 - -> Instruction set can be changed or modified

Dynamic Microprogramming

- Computer system whose control unit is implemented with a microprogram in WCS
- Microprogram can be changed by a systems programmer or a user


TERMINOLOGY

Sequencer (Microprogram Sequencer)

A Microprogram Control Unit that determines the Microinstruction Address to be executed in the next clock cycle

- In-line Sequencing
- Branch
- Conditional Branch
- Subroutine
- Loop
- Instruction OP-code mapping


MICROINSTRUCTION SEQUENCING



Sequencing Capabilities Required in a Control Storage

- Incrementing of the control address register
- Unconditional and conditional branches
- A mapping process from the bits of the machine instruction to an address for control memory
- A facility for subroutine call and return

CONDITIONAL BRANCH




Conditional Branch

If Condition is true, then Branch (address from the next address field of the current microinstruction) else Fall Through

Conditions to Test: O(overflow), N(negative), Z(zero), C(carry), etc.


Unconditional Branch

Fixing the value of one status bit at the input of the multiplexer to 1




MAPPING OF INSTRUCTIONS TO MICROROUTINES

Mapping from the OP-code of an instruction to the address of the Microinstruction which is the starting microinstruction of its execution microprogram



Mapping function implemented by ROM or PLA



MACHINE INSTRUCTION FORMAT

Machine instruction format


<u>15</u>	14 11	10 0
I	Opcode	Address

Sample machine instructions

Symbol	OP-code	Description
ADD 0000	AC ← AC	+ M[EA]
BRANCH 0001		if (AC < 0) then (PC ← EA)
STORE	0010 M[E	
EXCHANGE	0011 AC	– M[EA], M[EA] ← AC

EA is the effective address

Microinstruction Format



F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field

AD: Address field

MICROINSTRUCTION FIELD DESCRIPTIONS - F1,F2,F3

F1	Microoperation	Symbol
000	None	NOP
001	AC ← AC + DR	ADD
010	AC ← 0	CLRAC
011	AC ← AC + 1	INCAC
100	AC ← DR	DRTAC
101	AR ← DR(0-10)	DRTAR
110	AR ← PC	PCTAR
111	M[AR] ← DR	WRITE

F2	Microoperation	Symbol
000	None	NOP
001	AC ← AC - DR	SUB
010	$AC \leftarrow AC^{\lor}DR$	OR
011	AC ← AC [^] DR	AND
100	$DR \leftarrow M[AR]$	READ
101	DR ← AC	ACTDR
110	DR ← DR + 1	INCDR
111	DR(0-10) ← PC	PCTDR

F3	Microoperation	Symbol
000	None	NOP
001	AC ← AC ⊕ DR	XOR
010	AC ← AC'	COM
011	AC ← shl AC	SHL
100	AC ← shr AC	SHR
101	PC ← PC + 1	INCPC
110	PC ← AR	ARTPC
111	Reserved	

MICROINSTRUCTION FIELD DESCRIPTIONS - CD, BR

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional branch
01	DR(15)	l	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

ВR	Symbol	Function
00	JMP	CAR ← AD if condition = 1
	(AR ← CAR + 1 if condition = 0
þ1	CALL	CAR ← AD, SBR ← CAR + 1 if condition = 1
		CAR ← CAR + 1 if condition = 0
ro	RET	CAR ← SBR (Return from subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

SYMBOLIC MICROINSTRUCTIONS

- Symbols are used in microinstructions as in assembly language
- A symbolic microprogram can be translated into its binary equivalent by a microprogram assembler.

Sample Format

five fields: label; micro-ops; CD; BR; AD

Label: may be empty or may specify a symbolic address terminated with a colon

Micro-ops: consists of one, two, or three symbols separated by commas

CD: one of {U, I, S, Z}, where U: Unconditional Branch

I: Indirect address bit

S: Sign of AC Z: Zero value in AC

BR: one of {JMP, CALL, RET, MAP}

AD: one of {Symbolic address, NEXT, empty}

SYMBOLIC MICROPROGRAM - FETCH ROUTINE

During FETCH, Read an instruction from memory and decode the instruction and update PC

Sequence of microoperations in the fetch cycle:

 $AR \leftarrow PC$ $DR \leftarrow M[AR], PC \leftarrow PC + 1$ $AR \leftarrow DR(0-10), CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

Symbolic microprogram for the fetch cycle:

ORG 64
FETCH: PCTAR U JMP NEXT READ, INCPC U JMP NEXT DRTAR U MAP

Binary equivalents translated by an assembler

Binary address	F1	F2	F3	CD	BR	AD
1000000	110	000	000	00	00	1000001
1000001	000	100	101	00	00	1000010
1000010	101	000	000	00	11	000000

SYMBOLIC MICROPROGRAM

Control Storage: 128 20-bit words

The first 64 words: Routines for the 16 machine instructions

• The last 64 words: Used for other purpose (e.g., fetch routine and other subroutines)

• Mapping: OP-code XXXX into 0XXXX00, the first address for the 16 routines are

0(0 0000 00), 4(0 0001 00), 8, 12, 16, 20, ..., 60

Partial Symbolic Microprogram

Label	Microops	CD	BR	AD
ADD:	ORG 0 NOP READ ADD	I U U	CALL JMP JMP	INDRCT NEXT FETCH
BRANCH: OVER:	ORG 4 NOP NOP NOP ARTPC	S U I U	JMP JMP CALL JMP	OVER FETCH INDRCT FETCH
STORE:	ORG 8 NOP ACTDR WRITE	l U U	CALL JMP JMP	INDRCT NEXT FETCH
EXCHANGE:	ORG 12 NOP READ ACTDR, DRTAC WRITE	I U U	CALL JMP JMP JMP	INDRCT NEXT NEXT FETCH
FETCH:	ORG 64 PCTAR READ, INCPC	U	JMP JMP	NEXT NEXT
INDRCT:	DRTAR READ DRTAR	U U	MAP JMP RET	NEXT

Computer Organization

BINARY MICROPROGRAM

_		Addr	ess			Bina	ry Mic	roinstr	<u>uctio</u> r	<u> </u>			
Micro Routine	De	cimal	Binar	У	F1		F2		F3		CD	BR	AD
ADD	0	0000	0000	000	000		000		01		01	1000	0011
	1	0000	0001		000		100		000		00		00
0000010													
	2	0000	0010		001		000		000		00		00
1000000													
	3	0000	0011		000		000		000		00		00
1000000													
BRANCH		4	0000	100		000		000		000		10	00
0000110													
	5	0000			000		000		000		00	00	1000000
	6	0000)110		000		000		000		01	01	1000011
	7	0000)111		000		000		110		00	00	1000000
STORE		8	0001	000		000		000		000		01	01
1000011													
	9	0001	L001		000		101		000		00	00	0001010
		10	0001	010		111		000		000		00	00
1000000													
		11	0001	011		000		000		000		00	00
1000000	_												
EXCHANGE	=	12	0001	100		000		000		000		01	01
1000011		40	0004	404		004		000		000		00	00
0001110		13	0001	101		001		000		000		00	00
0001110													
0001111		14	0001	TTO		100		101		000		00	00
0001111 is microprog				•								00	00


1000000

FETCH
Comp**ide®**©rganization


64

1000000 110 000 000 00 00 Computer Architectures Lab

DESIGN OF CONTROL UNIT - DECODING ALU CONTROL INFORMATION -




MICROPROGRAM SEQUENCER - NEXT MICROINSTRUCTION ADDRESS LOGIC -



MUX-1 selects an address from one of four sources and routes it into a CAR

- In-Line Sequencing → CAR + 1
- Branch, Subroutine Call → CS(AD)
- Return from Subroutine → Output of SBR
- New Machine instruction → MAP

MICROPROGRAM SEQUENCER - CONDITION AND BRANCH CONTROL -



Input Logic


I ₀ I ₁ T	Meaning	Source of Address	S ₁ S ₀	L
000	In-Line	CAR+1	00	0
001	JMP	CS(AD)	10	0
010	In-Line	CAR+1	00	0
011	CALL	CS(AD) and SBR <- CAR+1	10	1
10x	RET	SBR	01	0
11x	MAP	DR(11-14)	11	0

$$S_0 = I_0$$

$$S_1 = I_0 I_1 + I_0 T$$

$$L = I_0 I_1 T$$

MICROPROGRAM SEQUENCER



MICROINSTRUCTION FORMAT

Information in a Microinstruction

- Control Information
- Sequencing Information
- Constant Information which is useful when feeding into the system

These information needs to be organized in some way for

- Efficient use of the microinstruction bits
- Fast decoding

Field Encoding

- Encoding the microinstruction bits
- Encoding slows down the execution speed due to the decoding delay
- Encoding also reduces the flexibility due to the decoding hardware

HORIZONTAL AND VERTICAL MICROINSTRUCTION FORMAT

Horizontal Microinstructions

Each bit directly controls each micro-operation or each control point

Horizontal implies a long microinstruction word

Advantages: Can control a variety of components operating in parallel.

--> Advantage of efficient hardware utilization

Disadvantages: Control word bits are not fully utilized


--> CS becomes large --> Costly


Vertical Microinstructions

A microinstruction format that is not horizontal Vertical implies a short microinstruction word

Encoded Microinstruction fields

--> Needs decoding circuits for one or two levels of decoding





NANOSTORAGE AND NANOINSTRUCTION

The decoder circuits in a vertical microprogram storage organization can be replaced by a ROM

=> Two levels of control storage

First level - Control Storage

Second level - Nano Storage

Two-level microprogram

First level

-Vertical format Microprogram

Second level

-Horizontal format Nanoprogram

- Interprets the microinstruction fields, thus converts a vertical microinstruction format into a horizontal nanoinstruction format.

Usually, the microprogram consists of a large number of short microinstructions, while the nanoprogram contains fewer words with longer nanoinstructions.

TWO-LEVEL MICROPROGRAMMING - EXAMPLE

- * Microprogram: 2048 microinstructions of 200 bits each
- * With 1-Level Control Storage: 2048 x 200 = 409,600 bits
- * Assumption:
 - 256 distinct microinstructions among 2048
- * With 2-Level Control Storage:

Nano Storage: 256 x 200 bits to store 256 distinct nanoinstructions Control storage: 2048 x 8 bits

To address 256 nano storage locations 8 bits are needed

* Total 1-Level control storage: 409,600 bits

Total 2-Level control storage: 67,584 bits (256 x 200 + 2048 x 8)

