# Open source Power Analysis Tool using TCL

# YALAMANCHILI VAHINI

Dept. of Electronics and Communication National Institute of Technology Jamshedpur Jharkhand, India

Abstract—Power is major parameter in designing of any circuit and so its analysis. This document shortly discusses power dissipation and need for open source power analysis tools in VLSI industry. It briefly explains power analysis of three mostly used and basic circuits of VLSI industry such as 4-bit adder, S27 benchmark and ALU.

Index Terms—switching power, leakage power, power dissipation, open source tools

## I. INTRODUCTION

With increase in technology the demand for high-speed devices is increased. As we know the trade off fact between power and speed, there occurs necessity for low power devices in VLSI industry. For this low power designs, effective calculation or estimation of power is required. Hence, needs the design of an open source tool which analyses the power dissipation and consumption in any circuit.

#### II. SOURCES OF POWER DISSIPATION

In any circuit there occurs mainly two sources of power dissipation. One is static power dissipation which is also known as leakage power. Other is the dynamic power dissipation. It is sum of switching power, short circuit power.

# A. Switching power

The charging and discharging of node capacitance and load capacitance due to signal variations between logic levels causes the power dissipation known as switching power. This makes major portion in the dynamic power dissipation. Fig. 1 shows the power consumption due to charging of load capacitance  $C_L$  when the input is changing from low logic to high logic [1]. The equation for switching power is given as

$$P_{\text{switching}} = C_{\text{L}} V_{\text{DD}}^2 f \tag{1}$$

where f is switching frequency.

## B. Short circuit power

The main cause for this power is the path created between supply rail and ground rail i.e short circuit path. During the transition state of CMOS circuits, both PMOS and NMOS are in on state and hence causes a short circuit path between  $V_{DD}$  and GND.

## C. Leakage power

The static power or leakage power dissipation occurs when there is no signal transitions, i.e., no change in input as well as output. Generally it is low and can be ignored. But with increase in technology or decrease in channel width, the leakage current becomes significant.




Fig. 1. CMOS inverter circuit during low to high transition

## III. POWER ANALYSIS

To optimize the system specifications of high speed and low power, estimation of power is necessary. For analysis of any parameter we must have knowledge on calculation of it. The important parameters for estimation of power are switching activity and signal probability. With the help of stochastic processes these parameters are determined and modelled [2] [3].

# A. Open source Power Analysis Tools

Open source tools are raging presently in VLSI industry. The boom of these tools also entered into power analysis. There is a need for these open source tools to estimate the power of circuits and optimize them, as commercial tools cannot be afforded by everyone. There are many open source power tools presently such as Pandapower [4].

## IV. APPLICATION CIRCUITS IN VLSI

VISI industry is an ocean of circuit implementations and their applications. Here is the brief power analysis about the three mostly used and very fundamental circuits.

#### A. 4-bit Fast adder

An adder is a combinational circuit that help in performing addition of two numbers as name suggests. Fast adder is the circuit which has computational efficiency higher than normal adder. The 4-bit adder as shown in fig. 2 is ISCAS 74X series benchmark circuit 74283 [5] which contains propagate/generate(P/G) circuit and CLA(carry look ahead) circuit which reduces propagation delay [6].

The delay in propagation of signals leads to static power consumption and switching activity of signals, presence of wire capacitance causes switching power.




Fig. 2. 4-bit fast adder block diagram

# B. S27 benchmark

Fig. 3 is a standard ISCAS'89 benchmark sequential circuit S27 [5] that has ability to scan 4 inputs using 3 scan flip flops(FF) and gives output based on it. The circuit is mainly used for testing patterns and fault coverage [7].




Fig. 3. S27 logic diagram

The power dissipation in this circuit is mainly due to clock given to FF and hence dynamic power dissipation is very much significant in this circuit.

# C. 4-bit ALU

Arithmetic and Logic unit(ALU) is heart of every processor and performs all arithmetic and logical operations. 74181 is a 4-bit ALU which is 7400 series circuit that implemented in TTL (Transistor-Transistor Logic) technology [8].




Fig. 4. 4-bit ALU block diagram

The block diagram of 74181 is shown in fig. 4 [5] and has mainly 3 blocks M1, M2 as shown in fig. 5 and CLA. If signal M=1 then only functional select(S) signal in ALU block can produce one among 16 possible logic expressions.




Fig. 5. M1 and M2 logic diagrams

ALU has power dissipation as waiting for some loop instructions may take much time to execute and the blocks that are not operating for some operations or instructions can lead to static power.

## V. POWER ANALYSIS USING TCL

Using Tool Command Language(TCL) and NI Multisim 14.1 the power analysis is done. The idea of power calculation is given in steps as follows:

- [1 ] Draw the schematic and run in "NI Multisim" software.
- [2] Generate the SPICE netlist file.
- [3] Read the SPICE file and extract the components required for power estimation.
- [4] Calculate the switching power and leakage power using TCL code.
- [5] Run the TCL code for results.

## A. CMOS inverter

Here is the circuit diagram of CMOS Inverter drawn in multisim.




Fig. 6. CMOS inverter simulation circuit

# B. 4-bit Fast Adder

The implementation of 4-bit fast adder is done. The gate level schematic and test circuit are given in fig. 7 and fig. 8 respectively.




Fig. 7. 4-bit fast adder test circuit




Fig. 8. Gate level schematic of 4-bit fast adder




Fig. 9. CMOS inverter transient output

```
| MICHIGAN | CANADA | MICHIGAN |
```

Fig. 10. CMOS inverter Netlist




Fig. 11. 4-bit fast adder simulation output

# VI. RESULTS AND DISCUSSION

Cmos inverter simulation and SPICE netlist generated by Multisim are shown in fig. 9 and fig. 10.

Fig. 11 show the simulation output of 4-bit fast adder circuit. The average switching power and leakage power calculated for cmos inverter circuit by TCL code are 13.612 uW and 0.148 uW respectively. The command promt result after running Tcl code is given in fig.12. Rough estimation of switching power for 4-bit adder circuit gives 27.04 nW( $C_L$  is 1fF).



Fig. 12. CMOS inverter and 4-bit adder Power result

## VII. CONCLUSION

Simulations and Netlist for cmos inverter and 4-bit fast adder are generated using Multisim. Switching power and leakage power are calculated for inverter using TCL code. For 4-bit adder switching power is roughly calculated.

# VIII. FUTURE WORK

The actual idea is to read variables from netlist and calculate the power using TCL code but these results came for manual input. So automating the code and improvising it for calculating power for all types of circuits.

# REFERENCES

- Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, "Digital Integrated Circuits- A Design Perspective" Second ed., Pearson, pp. 213–226
- [2] Kaushik Roy, Sharat C.Prasad, "LOW POWER CMOS VLSI CIRCUIT DESIGN", Wiley Student ed., Wiley.
- [3] https://www.slideshare.net/MaheshDananjaya/vlsi-power-estimation-
- [4] L. Thurner et al., "Pandapower—An Open-Source Python Tool for Convenient Modeling, Analysis, and Optimization of Electric Power Systems," in IEEE Transactions on Power Systems, vol. 33, no. 6, pp. 6510-6521, Nov. 2018, doi: 10.1109/TPWRS.2018.2829021.
- [5] http://web.eecs.umich.edu/ jhayes/iscas.restore/74283.html.
- [6] R.Uma, "4-Bit Fast Adder Design: Topology and Layout with Self-Resetting Logic for Low Power VLSI Circuits", International Journal of Advanced Engineering Sciences and Technology, Vol No. 7, Issue No. 2, 197 205.
- [7] Lavanyashree, B. J., and S. Jamuna. "Design of fault injection technique for VLSI digital circuits", 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information Communication Technology (RTEICT). IEEE, 2017.
- [8] https://en.wikipedia.org/wiki/74181.
- [9] https://www.ti.com/lit/an/scaa035b/scaa035b.pdf