Language Processor and Compiler Construction (LPCC) – Introduction, Logistics, Assignment 1 Introduction

CSUA31201: Language Processor and Compiler Construction

Teaching Scheme

Examination Scheme

Credits: 4

Lectures: 3 Hrs/week

Practical: 2 Hrs/week

Continuous Evaluation(CE): 20 Marks

In-Semester Examination(ISE): 30 Marks

Skills & Competency Exam(SCE): 20 Marks

End Semester Examination(ESE): 30 Marks

PR/OR: 25 Marks

Introduction

Prerequisites:

- Computer Organization and Architecture.
- Processor Architecture and Interfacing.
- Data Structures
- Theory of Computation: DFA, NFA, Regular expressions, Grammars.

Course Objectives:

- To introduce language processing fundamentals and assemblers.
- To explain design of macro processors.
- To introduce compiler design process
- To explain working of syntax analyser.
- To explain importance of semantic analysis and intermediate code representation
- To introduce different code optimization methods

...contd..Introduction

Course Outcomes:

After completion of the course, student will be able to

- Learn language processing fundamentals with detail designing of assembler.
- Design macro processors, linkers and loaders.
- Implement lexical analyser using LEX tool.
- Understand working of parser and use YACC tool for generation of syntax analyzer.
- 5. Construct the intermediate code representations
- **6.** Demonstrate code optimization and code generation concept

Unit- I,II,III

Unit I: Introduction To Systems Programming And Assemblers

Introduction: Need of System Software, Components of System Software, Language Processing Activities, Fundamentals of Language Processing, Interpreter

Assemblers: Elements of Assembly Language Programming, A simple Assembly Scheme, Pass structure of Assemblers, Design of Two Pass Assembler.

Unit II: Macroprocessors, Loaders And Linkers

Macro Processor: Macro Definition and call, Macro Expansion, Nested Macro Calls and definition, Advanced Macro Facilities, Design of two-pass Macro Processor.

Loaders: Loader Schemes, Compile and Go, General Loader Scheme, Absolute Loader Scheme, Subroutine Linkages, Relocation and linking concepts, Self-relocating programs, Relocating Loaders, Direct Linking Loaders, Overlay Structure. Linkers.

Unit III: Introduction To Compilers

Phase structure of Compiler and entire compilation process. Lexical Analyzer: The Role of the Lexical Analyzer, Input Buffering. Specification of Tokens, Recognition Tokens, Design

of Lexical Analyzer using Uniform Symbol Table, Lexical Errors.

LEX: LEX Specification, Generation of Lexical Analyzer by LEX.

Unit – IV,V,V

Unit IV: Parsers

Role of parsers, Classification of Parsers: Top down parsers- recursive descent parser and predictive parser (LL parser), Bottom up Parsers – Shift Reduce parser, LR parser.

YACC specification and Automatic construction of Parser (YACC).

Unit V: Semantic Analysis And Intermediate Code Generation

Need, Syntax Directed Translation, Syntax Directed Definitions, Translation of assignment Statements, iterative statements, Boolean expressions, conditional statements, Type Checking and Type conversion.

Intermediate Code Formats: Postfix notation, Parse and syntax trees, Three address code, Quadruples and triples.

Unit VI: Code Generation And Optimization

Code Generation: Code generation Issues. Basic blocks and flow graphs, A Simple Code Generator.

Code Optimization: Machine Independent: Peephole optimizations: Common Sub-expression elimination, Removing of loop invariants, Induction variables and Reduction in strengths, Use of machine idioms, Dynamic Programming Code Generation.

Machine dependent Issues: Assignment and use of registers

Books

Text Books:

- D. M. Dhamdhere, Systems Programming and Operating Systems, Tata McGraw-Hill, ISBN 13:978-0-07-463579-7, Second Revised Edition
- 2. Alfred V. Aho, Ravi Sethi, Jeffrey D. Ullman, Compilers Principles, Techniques and Tools, Addison Wesley, ISBN:981–235–885 4, Low Price Edition
- 3. John R. Levine, Tony Mason & Doug Brown, "Lex & Yacc", O'Reilly

Reference Books:

 J. J. Donovan, Systems Programming, McGraw-Hill, ISBN 13:978-0-07-460482-3, Indian Edition

List of Assignments

- Generate Symbol table, Literal table, Pool table & Intermediate code along with error table for first pass of a two-pass Assembler for the given source code.
- Implement second pass of a two-pass Assembler and generate machine language code for the given intermediate code.
- Design suitable data structures & implement first pass of a two-pass Macro processor
- 4. Design suitable data structures & implement second pass of a two-pass Macro processor
- 5. Write a program to implement a lexical analyzer for parts of speech.
- Write a program to evaluate arithmetic expression, built-in functions and variables using Yacc specification.
- Write a program to generate three address code for simple expression.
- 8. Write a program to apply various code optimization techniques for given three address code.

Unit- I,II,III

Unit I: Introduction To Systems Programming And Assemblers

Introduction: Need of System Software, Components of System Software, Language Processing Activities, Fundamentals of Language Processing, Interpreter

Assemblers: Elements of Assembly Language Programming, A simple Assembly Scheme, Pass structure of Assemblers, Design of Two Pass Assembler.

Unit II: Macroprocessors, Loaders And Linkers

Macro Processor: Macro Definition and call, Macro Expansion, Nested Macro Calls and definition, Advanced Macro Facilities, Design of two-pass Macro Processor.

Loaders: Loader Schemes, Compile and Go, General Loader Scheme, Absolute Loader Scheme, Subroutine Linkages, Relocation and linking concepts, Self-relocating programs, Relocating Loaders, Direct Linking Loaders, Overlay Structure. Linkers.

Unit III: Introduction To Compilers

Phase structure of Compiler and entire compilation process. Lexical Analyzer: The Role of the Lexical Analyzer, Input Buffering. Specification of Tokens, Recognition Tokens, Design

of Lexical Analyzer using Uniform Symbol Table, Lexical Errors.

LEX: LEX Specification, Generation of Lexical Analyzer by LEX.

What is an Assembler?

 General Definition: Program that takes input as basic computer instructions (Assembly Language instructions), and converts them into machine code (pattern of bits) that the computer's processor can use to perform its basic operations

 (The task of TRANSLATION -> from ALP code to Machine Code)

Elements of Assembly Language Programming

Mnemonics [Based on Underlying Architecture],
Symbolic Data, Literals and Constants,
Addressable memory, Instruction Lengths
Statement Types – Imperative, Declarative,
Assembler Directives

Assembly Language

- Low level language Coding of problem is at instruction level
- Basic features
 - Operation Codes (Mnemonics) based on underlying architecture
 - Symbolic Operands (Labels, Variables)
 - Assembler Directives
 - Data Declaration (DC,DS)
 - Registers based on underlying architecture
 - Addressable memory based on underlying architecture
 - Instruction Lengths- based on underlying architecture
- Samples -LABEL OPCODE OPERAND
 MOVER AREG, X
 X DS 1
 L1 ADD CREG,='80'

Assembly Language Statements

Imperative (executable)

```
E.g.
MOVER BREG,X
STOP
READ X
PRINT Y
ADD AREG,Z
BC NE,L1
```

Declarative (Reserving Memory for variable)

```
DS: Declare Storage, DC: Declare Constant
E.g.
X DS 1
Y DS 5
TWO DC '2'
```

Assembler Directives

 Instruct the Assembler, to perform an action during assembling; directive gives direction to assembler; Pseudo instructions- no machine code is generated generally

```
START <constant>ENDLTORGORIGINEQU
```

A Simple Assembly Scheme

(Hypothetical Assembly Scheme)

Mnemonics, Registers, Assembler Directives, Data Declaration, Addressable Memory

Hypothetical Machine – For Simple Assembly Scheme

- Functional Units capable of : Adding, Subtracting, Multiplying, Dividing,
 Comparing, Branch on condition
- 3 Registers : AREG,BREG,CREG
- Instruction size and Format = 1 memory word
 - Format LABEL MNEMONIC REGISTER REG/SYMBOL/Literal

Machine code form : Decimal

Assembly Language Statements

- Imperative: 11 Machine Operations (STOP, ADD, SUB, MULT, DIV, MOVER, MOVEM, READ, PRINT, COMP, BC)
 - E.g.
 MOVER BREG,X
 STOP
 READ X
 PRINT Y
 ADD AREG,Z

BC NE,L1

<u>2</u> Declarative statements Types (DS, DC)

```
DS: Declare Storage, DC: Declare Constant
E.g.
X DS 1
Y DS 5
TWO DC '2'
```

- <u>5</u> (Basic) Assembler Directives
 - Instruct the Assembler, to perform an action during assembling; directive gives direction to assembler; **Pseudo instructions-** no machine code is generated generally
 - START <constant>
 - END
 - LTORG
 - ORIGIN <expression>
 - <symbol > EQU <expression/numeric constant>

Literals and Constants in the Assembly Language

LITERALS in Assembly Language

ADD AREG, ='6'

Handling literal

LABEL OPCO OPERANDS

DE

ADD AREG, assembLOC

assembLOC DC '6' {Similar to DC}

CONSTANTS in Assembly Language

LABEL OPCOD OPERAND

E S

TWO DC '2'

Mnemonic operation code (Mnemonic opcode)

Instruction Opcode	Mnemonic
00	STOP
01	ADD
02	SUB
03	MULT
04	MOVER
05	MOVEM
06	COMP
07	BC
08	DIV
09	READ
10	PRINT

Code for declaration statements and directives

Declaration sta	itements	Assembler di	rectives
DC 0	1	START	01
DS 02	END	02	
		ORIGIN	03
	85	EQU	04
		LTORG	05

Sample assembly program and its Translation [will be explained in the coming slides]

1	START	200	WARL THREE	Lank
2	MOVER	AREG, = '5'	200)	+04 1 211
3	MOVEM	AREG, A	201)	+05 1 217
4 LO	OP MOVER	AREG, A	202)	+04 1 217
5	MOVER	CREG, B	203)	+05 3 218
6	ADD	CREG, = '1'	204)	+01 3 212
7	***	Section of the sectio		
	. Tropic date			
12	BC	ANY, NEXT	210)	+07 6 214
13	LTORG			
		= (6,	211)	+00 0 005
		= 1:	212)	+00 0 001
14				
15 NE	XT SUB	AREG, = '1'	214)	+02 1 219
16	BC	LT, BACK	215)	+07 1 202
17 LA	ST STOP	This is executed an experience of the second	216)	+00 0 000
18	DRIGIN	L00P+2		
19	MULT	CREG, B	204)	+03 3 218
20	ORIGIN	LAST+1	Highway	
21 A	PS	1	217)	
22 BA	CK EQU	LOOP		
23 B	DS	1	218)	
24	END		A TANKS	
25		= '1'	219)	+00 0 001

Meaning of Mnemonics

Imperative (executable) Statements

1.	AREG	2. BREG 3. CREG
15	Our machin	ne supports 11 different operations :
1.	STOP	to stop execution
2.	ADD	operand1 ← operand1 + operand2
3.		- operand1 ← operand2 - operand2
4.	MULT	 operand1 ← operand2
5.	MOVER	_ CPU-register (- memory operand
6.	MOVEM	 Memory operand ← CPU-register
7.	COMP	 Set condition code, these condition codes will be used by the conditional branch instruction BC.
8.	BC	Branch on condition. Conditions to be used for branching are:
	a) EQ	
	b) NE	 not equal
	c) LT	- less than
	d) GT	
	e) LE	less or equal
	f) GE	
	g) ANY	
9.	DIV	 operand1 ← operand2
10.	READ	 operand2 ← input value
11.		 output ← operand2
= 1	First opera	and is always a CPU register
=	Second op	erand is always a memory operand
-		PRINT instructions do not use the first operand
	The ston i	nstruction has no operand.

Symbolic opcode (mnemonic)	Machine code for opcode	Size of instruction (in number of words)
STOP	00	1
ADD	01	1
SUB	02	1
MULT	03	1
MOVER	04	1
MOVEM	05	1
COMP	06	1
BC	07	1
DIV	08	1
READ	09	1
PRINT	10	1

EQ 01
NE 02
LT 03
GT 04
LE 05
GE 06
ANY 07

Declarative (Reserving Memory for variable) Statements

DS: Declare Storage: Reserve the specified amount of memory locations

DC: Declare Constant: Reserve 1 memory location and store the specified value in that location

```
E.g.

- X DS 1

- Y DS 5

- TWO DC '2'
```

Assembler Directives

- Instruct the Assembler, to perform an action during assembling; directive gives direction to assembler
- Pseudo instructions- no machine code is generated generally

```
    START <constant> (Sample : START 500)
    END { End of program, and Allocate storage for literals, if any }
    LTORG {Allocate storage for literals }
    ORIGIN { Update the location counter- LC}
    EQU {Update the numeric value of LHS with that of RHS}
```

Important Input Data Structures

MOT, POT / EMOT

MOT, POT, EMOT

- MOT Machine Operation Table
 - Contains symbolic mnemonic and its corresponding (Decimal) machine code, and the length (1 here) and format (same for all instructions)

- POT Pseudo-Operation Table Contains the pseudo mnemonic (Like assembler directive), and the corresponding action to be taken (not used here)
- EMOT= POT+MOT (version of a simple scheme is in next slide)


EMOT

EMOT contains a	Mnemonic	Class	Opcode		
		-	STOP	1	00
	ADD	1	01		
MNEMONICS, Registers, A	Assembler	Directives,	SUB	1	02
Data Declar	ration =		MULT	1	03
Enhanced Machine One	ration Tab	(ENAOT)	MOVER	1	04
Enhanced Machine Ope	ration rabi	le (EIVIOT)	MOVEM	1	05
			COMP	1	06
			ВС	1	07
			DIV	1	08
Meaning of	Meaning of CLASS in EMOT			1	09
	SYMBOL	VAL. OF	PRINT	1	10
Туре	CLASS	START	3	01	
			END	3	02
		FIELD	ORIGIIN	3	03
Imperative Statements	IS	1	EQU	3	04
importativo otatomonto		•	LTORG	3	05
Declarative Statements	DL	2	DS	2	01
Declarative Statements	DL	2	DC	2	02
			AREG	4	01
Assembler Directive	AD	3	BREG	4	02
			CREG	4	03
CPU Register	RG	4	EQ	5	01
•			LT	5	02
Conditional codes	CC	5	GT	5	03
			NE	5	04
			LE	5	05
			GT	5	06
			ANY	5	07

Sample INPUT – OUTPUT in a SIMPLE ASSEMBLY SCHEME

Tasks for Converting Assembly Code to M/c code

- I. REPLACE MNEMONICS with machine OPCODES
- II. FIND ADDRESSES of SYMBOLS (VARIABLES and LABELS)
- III. REPLACE SYMBOLS with the found ADDRESSES
- IV. RESERVE STORAGE for DATA



Location counter (LC)	Assembly program		rogram
		START	101
101		READ	X
102		READ	Y
103		MOVER	AREG, X
104		ADD	AREG, Y
105		MOVEM	AREG, RESULT
106		PRINT	RESULT
107		STOP	
108	X	DS	1
109	Y	DS	1
110	RESULT	DS	1
		END	

Variable	Address
X	108
Y	109
RESULT	110

Observations

- There are some instructions for Assembler
 - These need not be converted to machine code for execution (but assembler has to perform task)
- Instructions have reference to variables not declared yet (Forward Referenceg)
- Tasks for conversion are as follows:
 - I. REPLACE MNEMONICS with machine OPCODES
 - II. FIND ADDRESSES of SYMBOLS (VARIABLES and LABELS)
 - III. REPLACE SYMBOLS with ADDRESSES
 - IV. RESERVE STORAGE for DATA

RECAP: Hypothetical Assembly Language

11 Machine Operations

1.	AREG	2. BREG 3. CREG
	Our machi	ne supports 11 different operations.
1.	STOP	_ to stop execution
2.	ADD	 operand1 ← operand2
3.	SUB	operand1 ← operand1 – operand2
4.	MULT	 operand1 ← operand2
5.	MOVER	- CPU-register (- memory operand
6.	MOVEM	Memory operand ← CPU-register
7.	COMP	 Set condition code, these conditional branch will be used by the conditional branch
		instruction BC.
8.	BC	- Branch on condition. Conditions to be
		used for branching are:
	a) EQ	
	b) NE	
	c) LT	
		- greater than
	e) LE	
	f) GE	
25	g) AN	- operand1 ← operand1 / operand2
9.	DIV	
10.	READ	 operand2 ← input value
11.		
-		and is always a CPU register
-		perand is always a memory operand
-	READ an	d PRINT instructions do not use the first operand
_	The stop	instruction has no operand.

Sample Operations (with 3 registers AREG.BREG.CREG)

Statement	Meaning	
ADD AREG, X	$AREG \leftarrow AREG + X$	
MOVER BREG, X	$BREG \leftarrow X$	
MOVEM CREG, X	$X \leftarrow CREG$	
COMP AREG, Y	Compare AREG and the memory variable Y and set the necessary condition codes. These condition codes are required by BC instruction.	

Machine Operation Table (MOT)

Symbolic opcode (mnemonic)	Machine code for opcode	Size of instruction (in number of words)
STOP	00	1
ADD	01	1
SUB	02	1
MULT	03	1
MOVER	04	1
MOVEM	05	1
COMP	06	1
BC	07	1
DIV	08	1
READ	09	1
PRINT	10	1

Translating (Assembling) a Sample Program

	START	101
	READ	X
	READ	Y
	MOVER	AREG, X
	ADD	AREG, Y
	MOVEM	AREG, RESULT
	PRINT	RESULT
	STOP	
X	DS 1	
Y	DS 1	
RESULT	DS 1	
	END	

Step 2:	Generation of	machine code
LC	Assembly Instruction	Machine code
101	READ X	opcode for READ as declared in table 2.1.1 Absence of register operand is shown by 0
102	READ Y	opcode for of Y READ Register operand is missing
103	MOVER AREG, X	opcode for of X MOVER Stands for AREG

...contd...Translating (Assembling) a Sample Program

	START	101
	READ	X
	READ	Y
	MOVER	AREG, X
	ADD	AREG, Y
	MOVEM	AREG, RESULT
	PRINT	RESULT
	STOP	
X	DS 1	
Y	DS 1	
RESULT	DS 1	
	END	

104	ADD AREG,	opcode for ADD Stands for AREG
105	MOVEM AREG, RESULT	opcode for of RESULT Stands for AREG
106	PRINT RESULT	opcode for of RESULT Absence for register
107	STOP	opcode for of memory operand Absence for register

Completely translating (Assembling) a Sample Program

LC	Assembly Instruction	Machine code
101	READ X	opcode for READ as declared in table 2.1.1 Absence of register operand is shown by 0
102	READ Y	opcode for address of Y READ Register operand is missing
103	MOVER AREG, X	opcode for Andres of X Stands for AREG

104	ADD AREG, Y	opcode for ADD Stands for AREG
105	MOVEM AREG, RESULT	opcode for MOVEM Stands for AREG
106	PRINT RESULT	opcode for PRINT Absence for register
107	STOP	opcode for stop operand Absence for register

LC	Assemb			ochine code
108	X	DS 1	Memory	is reserved but no-co
109	Y	DS 1	is genera	ted.
110	RESULT	DS 1	The same	
Th	as the requ	ired machin	e code will	be:
	LC	Opcode	Register	Address
	101	09	0	108
	102	09	0	109
	103	04	1	108
	103	01	1	109
	105	05	1	110
	100	1 00	1	THE RESERVE OF THE PARTY OF THE

Sample Input – Output of the Assembler ___

LC Assembly Instruction 101 READ X 102 READ Y 103 MOVER AREGIX 104 ADD AREGIY 105 MOVEM AREGIRESU 106 PRINT RESUT 107 STOP 108 X DS 1 110 RESULT DS 1	MIC code Opude Reg Address 09 0 108 09 0 109 04 1 108 01 1 109 17 05 1 110 10 1 110
--	---

Symbolic opcode (mnemonic)	Machine code for opcode	Size of instruction (in number of words)
STOP	00	1
ADD	01	1
SUB	02	1
MULT	03	1
MOVER	04	1
MOVEM	05	1
COMP	06	1
BC	07	1
DIV	08	1
READ	09	1
PRINT	10	1

Variable	Address
X	108
Y	109
RESULT	110


PASS STRUCTURE of ASSEMBLER

1 Pass VS 2 PASS assembler


Meaning of PASS (wrt Assembler)

- Pass = going through source code (=input program), from first to last line,
 for processing the source code
- 1 pass assembler = Assembler which needs to go through source code
 only one time, to process the source code
- 2 pass assembler = Assembler which needs to go through source code
 two times, to correctly process the source code

Overview of two pass assembler



Overview of two pass assembler



Need for 2 Pass

- Need for 2 Pass is due to
 - Forward Referencing
 - Forward referencing = referencing a variable/label before it is defined
 - Use of LITERALS and CONSTANTS

Need for 2 Pass - Forward Referencing

Forward Referencing (FR)

Forward Referencing (FR) = Using a variable before it is declared


```
START 100

MOVER AREG, X

The state of the s
```

FR is solved with BACKPATCHING

Forward Referencing (Sample code)



Need for 2 Pass - Forward Referencing

Solution – Symbol Table (ST) in Pass 1, and Address resolution in Pass 2

Need for 2 Pass - Use of LITERALS and CONSTANTS in program

Literals and Constants in the Assembly Language

LITERALS in Assembly Language

ADD AREG, ='6'

Handling literal

LABEL OPCO OPERANDS

DE

ADD AREG, assembLOC

assembLOC DC '6' {Similar to DC}

CONSTANTS in Assembly Language

LABEL OPCOD OPERAND

E S

TWO DC '2'

Need for 2 Pass - Use of LITERALS and CONSTANTS in program

SOLUTION = Literal and Pool Tables in Pass 1, and defining constants in Pass2

Design of a 2 Pass Assembler

Assembler Tasks in Pass1

Address Calculation

- Calculates the addresses of the instructions
 - Calculates the size of each instruction
- Assigns addresses to symbols (labels and variables)
 - Calculates location of each symbol in memory

Generate Intermediate Code (IC)

- Form Symbol table or an intermediate file
- IC includes information about the address and size of each instruction and the location of symbols

Handle Directives

 Process assembler directives, such as defining constants, allocating storage space, or specifying the start and end of the program

Assembler TASKS in Pass 2

Code Generation

- Using the information obtained from the first pass, the assembler generates the actual machine code instructions.
- It converts the assembly language instructions and addresses into binary machine code

Resolve Addresses

 The assembler resolves the addresses of symbolic references, such as labels, by substituting the actual addresses determined in the first pass.

Generate Output

The final executable code or an object file is produced as output

Building a Simple Assembler

- Simple Assembler = Program (say written in C++/Java/Python)
- Input = Text file containing Assembly language
 Program
 - Fixed Hypothetical Assembly Language corresponding to a Hypothetical Machine
 - Hypothetical machine = Operations it can perform, number of registers, Instruction length, Memory
- Output= Text file containing assembled Input Program
 - Each line of input (instruction) converted to Numeric
- Note: Assumptions will have to be kept in mind

Build Assembler: 2 Pass Assembler

Requirements:

- Select (Fix) a Hypothetical Assembly Language, for a hypothetical underlying machine
- 2) **Understand** the assembly language and program features (for translation/assembling purpose)
- 3) Understand tasks to be performed / Algorithm for Pass-I , II
- 4) Implementation using C++, Java, Python

1) Selecting (fixing) a Hypothetical Assembly Language

Hypothetical Assembly Language

Fixing the requirements (Hypothetical Assembly Language):

- Assembly Language m/c instructions -> 11
- Assembler Directives -> 5 (minimum)
- Data handling/memory reserving instructions

- Registers -> 3
- Instruction Length -> 1 Word
- Numeric Machine Code -> Decimal
- Memory Address -> 000 to 999

Hypothetical Assembly Language Features: Operation Codes

(Mnemonics)
11 Machine Operations

1.	AREG 2. BREG 3. CREG
15	Our machine supports 11 different operations:
1.	errop to stop execution
2.	ADD = operand1 ← operand2
3.	errand ← operand 1 - operand 2
4.	MITT - operand1 ← operand1 * operand2
5.	MOVER - CPU-register (- memory operand
6.	MOVEM Memory operand — CPU-register
7.	COMP - Set condition code, these condition codes will be used by the conditional branch instruction BC.
8.	BC - Branch on condition. Conditions to be
	used for branching are
	a) EQ - equal
	b) NE - not equal
	c) LT - less than
	d) GT - greater than
	e) LE - less or equal
	f) GE - greater or equal
	g) ANY
9.	DIV - operand1 ← operand2
10.	READ - operand2 ← input value
11.	PRINT — output ← operand2
=	First operand is always a CPU register
-	Second operand is always a memory operand
	READ and PRINT instructions do not use the first operand
	The stop instruction has no operand.

Sample Operations (with 3 registers AREG RREG CREGI

AKEG.BKEG.CKEG)			
Statement	Meaning		
ADD AREG, X	$AREG \leftarrow AREG + X$		
MOVER BREG, X	BREG ← X		
MOVEM CREG, X	$X \leftarrow CREG$		
COMP AREG, Y	Compare AREG and the memory variable Y and set the necessary condition codes. These condition codes are required by BC instruction.		

Machine Operation Table (MOT)

Symbolic opcode (mnemonic)	Machine code for opcode	Size of instruction (in number of words)
STOP	00	1
ADD	01	1
SUB	02	1
MULT	03	1
MOVER	04	1
MOVEM	05	1
COMP	06	1
ВС	07	1
DIV	08	1
READ	09	1
PRINT	10	1

Hypothetical Assembly Language Features: Assembler

Directives (For Assembler for help in Translation only)

They Instruct Assembler to perform an action during assembling; directive gives direction to assembler; **Pseudo instruction-** no machine code is generated generally

- START <constant>
- END
- LTORG
- ORIGIN
- EQU

Hypothetical Assembly Language Features: Data Declaration

(For space allocation for variables and constants)

- Declarative (Reserving Memory for variable)
 - DS: Declare Storage, DC: Declare Constant

```
E.g.
```

- -X DS 1
- Y DS 5
- TWO DC '2'

Build Assembler: 2 Pass Assembler

Requirements:

- Select (Fix) a Hypothetical Assembly Language, for a hypothetical underlying machine
- 2) Understand the assembly language and program features (for translation/assembling purpose)
- 3) Understand tasks to be performed / Algorithm for Pass-I , II
- 4) Implementation using C++, Java, Python

2) Understanding assembly language program features (for purpose of translation/assembling)

Forward Referencing (FR)

Forward Referencing (FR) = Using a variable before it is declared

```
START 100

MOVER AREG, X

The state of the s
```

FR is solved with BACKPATCHING

Literals and Constants in Assembly Language

LITERALS in Assembly Language

ADD AREG, ='6'

Handling literal

LABE OPCODE OPERANDS L

ADD AREG, Laddr

Laddr 000006

CONSTANTS in Assembly Language

LABE OPCODE OPERANDS

TWO DC '2'

Build Assembler: 2 Pass Assembler

Requirements:

- Select (Fix) a Hypothetical Assembly Language, for a hypothetical underlying machine
- 2) **Understand** the assembly language and program features (for translation/assembling purpose)
- 3) Understand tasks to be performed / Algorithm for Pass-I , II
- 4) Implementation using C++, Java, Python

3) Tasks in Translation of Assembly language program/code to machine code

For the Hypothetical Assembly Language

Simple Assembly Scheme – 2 Pass

MOT = Machine Op table; POT = Pseudo-op Table; ST= Symbol Table; IC = Intermediate Code;

INPUT- Assembly Language Program , MOT, POT, AREG=1,BREG=2,CREG=3

- I. Read each Instruction
- II. Perform Action as per Opcode / Label to IC, ST
- III. Loop to II. Till END

V. Read IC Instructions

VI. Translate the Mnemonics, Symbols to OP

VII. Loop to V. Till EOF

Variable	Address
X	108
Y	109
RESULT	110

	START	101
	READ	X
	READ	Y
	MOVER	AREG, X
	ADD	AREG, Y
	MOVEM	AREG, RESULT
	PRINT	RESULT
	STOP	
X	DS 1	
Y	DS 1	
RESULT	DS 1	
	END	

Location counter	Assembly program		
(LC)			
		START	101
101		READ	X
102		READ	Y
103		MOVER	AREG, X
104		ADD	AREG, Y
105		MOVEM	AREG, RESUL
106		PRINT	RESULT
107		STOP	
108	X	DS	1
109	Y	DS	1
110	RESULT	DS	1
		END	

		,	11c code
	1 11	O pude	Reg Addre
LC	Assembly Instruction	109	0 108
101	READ X	09	0 109
102	READ Y	04	1 108
103	MOVER AREG,X	01	1 109
104	ADD AREG, Y		1 110
105	MOVEM AREG, RESUL	LT 05	
106	PRINT RESUT	10	0 000
107	STOP	00	0 000
108	x DS I	9 333	The Jacobs
109	Y DS 1	Mab.	
110	RESULT DS 1	m to	4215

Designing Pass-I, Pass-II of 2 Pass Assembler

Pass-I, Pass-II

- The primary purpose of Pass I is to collect information needed for the subsequent Pass II
- Pass-I also generates an intermediate code (called IC/IR) which contains information for Pass-II
- In Pass II, the actual machine code is generated

Pass-I


- Record Symbol Information in Symbol Table (ST) -Generate Symbol Table Entries
- Determine Memory Requirements- DC, DS Reserve Memory Space
- Record Literal Information
- Generate intermediate Code (IC)
- Pass I is primarily concerned with collecting information about symbols, constants, and variables declared in the source code. For constants declared using the DC directive, Pass I records their attributes, determines their memory requirements, and updates the symbol table.

Pass-II

- In Pass-I, assembler has a complete understanding of the program's structure
- The actual memory allocation and assignment of addresses occur in Pass II

Data Structures for PASS-I of Assembler

- Location Counter (LC)
- Operation code Table (MOT, POT, EMOT)
- Symbol Table
- Literal Table
- Pool Table



Symbol Table (ST)

- Symbol table is used for keeping the track of symbol that are defined in the program
- It is used to give a location for a symbol specified
- Symbol is said to be defined when it appears in a label field
- In pass 1, whenever a symbol is defined, entry is made in symbol table
- In pass2, symbol table is used for generating address of a symbol

Literal Table

Programmer can directly specify a value - **literal**, **assembler** is used to give a location

for the value

literal can start with an equal sign (=), which indicates to the assembler that a literal follows

Literals are always encountered in the operand field of an instruction **literals** define *read-only* data, they must not be used in operands that represent the receiving field of an instruction that modifies storage

A literal both defines data and represents data

The address of the **literal** is assembled into the object code of the instruction in which it is used

In pass 1, whenever a **Literal** is defined an entry is made in Literal table In pass 2, Literal table is used for generating address of a Literal, and assigning the literal value at the address

Intermediate Code (IC)

- IC generated in Pass I, is intermediate code between source code and the final machine code.
- It includes essential information about the program's structure, symbols, instructions, and memory requirements.
- Pass II then uses this intermediate code to resolve addresses, allocate memory, and generate the final machine code.

An Intermediate code unit

Address	Opcode	Operands	

An Intermediate code unit

Address	Opcode	Operands


Intermediate code – variant I

	SISIN	THE HER STREET	gom yes	SIGNATURE TRANS
	START	200	(AD,01)	(C,200)
	READ	A	(IS,09)	(\$,01)
LOOP	MOVER	AREG, A	(IS,04)	(1)(\$,01)
	1		:	
	SUB	AREG, ='1'	(IS,02)	(1)(L,01)
	BC	GT, LOOP	(IS,07)	(4)(S,02)
	STOP		(15,00)	
A	DS	1	(DL, 02)	(C,1)
	LTORG		(DL,05)	
	***		***	

Intermediate code - variant II

START	200	(AD,01)	(C,200)
READ	A	(IS,09)	A
MOVER	AREG, A	(IS,04)	AREG, A
1			
SUB	AREG, ='1'	(IS,02)	AREG, (L,01)
BC	GT, LOOP	(IS,07)	GT, LOOP
STOP	DESIGNATION N	(IS,00)	
DS	1		(C,1)
LTORG			
***		***	
	READ MOVER : SUB BC STOP DS	READ A MOVER AREG, A : SUB AREG, ='1' BC GT, LOOP STOP DS 1	READ A (IS,09) MOVER AREG, A (IS,04) : : : : : : : : : : : : : : : : : : :

Memory requirements using variant I and variant II



Building the Assembler

Understanding (Pass – I) with Advanced Assembler directives

```
Tasks to be Done(1) ST
                                                 X
                                                      208
                                                 L1
                                                      202
                               ///LC=200
                                                 NEX
                                                      203
          200
    START
                                                 Т
    MOVER AREG,='5' // LC=200 ////LC=LC+1
    MOVEM AREG,X ///LC=201 LC=LC+1
    MOVER BREG,='3' ///LC=202 LC=LC+1
L1
              AREG,='1' ///LC = 203 LC=LC+1
NEXT
       ADD
              BREG,='5' ///LC=204 LC=LC+1
       SUB
           LT, NEXT ///LC = 205 LC=LC+1
    BC
                                                 LITERAL TAE
                                                 LT
    MULT CREG, X ///LC=206 LC=LC+1
                                                 '5'
                                                       21
                  ////207-----LC=LC+1
    STOP
                                                 '3'
                                                       21
            5 (LC=208) /// LC=LC+5=213
X
    DS
                     (LC=209) = '5', 209,
                                                 '1'
                                                       21
       END
              210
       ='3',
```

='1', 211

SYMBOL TABLE

Tasks to be Done(2) LT

START

MOVER

MOVEM

MOVER LTORG

ADD

SUB

LTORG

MULT

STOP

DS

END

BC

L1

NEXT

Χ

200

AREG,X

BREG**,='3'**

BREG,='2'

(LC=208)

CREG, X

1

AREG,='5' //lc=200

AREG,='1' LC(205)

LT, BACK LC(207)

0000001 (208) 0000002 (209)

//202

LC(206)

Literal Table

```
='5 203
,
|c=|c+1 (203
| ='1 208
,
|0000005 (203)
| 0000003 (204
| ='2 209
| POOL TABLE
```

3

5

Assembler Directives

- START <mem address> 100
- END
- LTORG: Used so that assembler can collect and assemble literals into a literal pool
- ORIGIN: Instructs where to load instructions and data into memory
 - ORIGIN Y+2
 - ORIGIN 250
- EQU: Simply equates a symbolic name to a numeric value
 - Sunday EQU 1
 - Monday EQU 2
 - Tuesday EQU Sunday + 2
 - (What is assigned to Tuesday?)

Advance Assembler Directives

- LTORG Permits programmer to specify where literals should be placed
 - When no LTORG, they are placed at END
- ORIGIN
- EQU

LTORG (Literal Origin) directive

- LTORG specifies the location of literals in the program
- Literals are constants, and LTORG is typically used in assembly languages that support literals.
- LTORG: Use the LTORG instruction so that the assembler can collect and assemble literals into a literal pool

USE of LTORG:

- LTORG asks the assembler to reserves space for the literals and assign them addresses in the program
- It helps organize the literals in memory by placing them at a specific location, often after the code that uses them
- Aims to improves the readability of the assembly code by separating the code instructions from the literals

LTORG (Example)

	STA	ART 200	LC=200	
LOAD	MOVER	AREG, A	200	
	MOVER	BREG, ='2'	201	
	ADD	AREG, ='2'	202	
	SUB	BREG, ='3'	203	
	LTORG		204 (Add of ='2')000000	02
			205 (Add of ='3')0000003	
	ORIGIN	LOAD+10	210	
	MOVER	AREG, ='4'	210	
	ADD	BREG, ='2'	211	
I	LTORG	212	2 ='4'	
		213 ='2'		
Α	DC	'5'	214	
	END			

Assembler Directives : ORIGIN, EQU

- ORIGIN <address specification>
 - Set LC to address specified by address specification
 - Use: when machine code is not in consecutive memory locations
 - E.g. **ORIGIN 208**
 - LC processing can be Relative (not Absolute)
 - E.g. ORIGIN LOOP+5

- <symbol> <u>EQU</u> <address specification>
 - Associate symbol with address
 - E.g. X EQU Y+10

- Equate: The EQU assembler directive simply equates a symbolic name to a numeric value.
 Consider: Sunday EQU 1
- Monday EQU 2
- You could also write Sunday EQU 1
- Monday EQU Sunday + 1
- In this case, the assembler evaluates "Sunday + 1" as 1 + 1 and assigns the value 2 to the symbolic name "Monday

- Origin: The origin directive tells the assembler where to load instructions and data into memory
- ORG 1024


LTORG, ORIGIN (Example)

```
START 200
                        LC
     MOVER AREG,='7'
                           200
     MOVER BREG,X
                           201
L1 MOVER BREG, ='1'
                        202
  ORIGIN L1+4
                        206
                           206...Addr of = '7'
   LTORG
                           207...Addr of ='1'
NEXT ADD AREG, ='2'
                              208
X DS 1
                           209
   END
                           210.....Addr of ='2'
```

Handling LTORG in Pass I

- On encountering the LTORG directive during PASS I, the assembler doesn't necessarily generate machine code or reserve memory for literals at that point.
- Instead, it marks the locations of literals and records them for processing in the second pass.

Sample for Assignment 3 and 4 (LC = 200)200 **START SYMBOL TABLE MOVER** AREG,='5' 200 (ST) MOVEM AREG,X 201 SYMBOL **ADDRES MOVER** BREG,='2' L1 202 0 S (LC=203)1 L1 202 **LTORG** (LC=204)2 **NEXT** 205 **NEXT** ADD AREG,='1' 205 X 213 BREG,='2' SUB 206 LITERAL TABLE (LT) BC LT, NEXT 207 **VALUE ADDRESS LTORG** (208,'1')='5' 203 (209,'2')='2' 204 1 **MULT** CREG, X 208 ='1' 210 BREG,='2' SUB ='2' 209 LC=211 **STOP** ='2' 214 212('00') X DS 1 213 **POOL TABLE END** 214 LITERAL **NUMBER** 0 1



For the given assembly code prepare and write down: a) Symbol Table, b) Literal Table and c) Pool Table. [6 Marks]

START 500

READ X

NEXT MOVER AREG,X

MOVER BREG, Y

ADD AREG, ='2'

MOVEM AREG, X

BACK MOVER CREG, ='2'

ADD AREG, CREG

CMP BREG, AREG

BC GT, NEXT

LTORG

ADD AREG, ='1'

SUB BREG,Y

MULT CREG, ='2'

CMP AREG, BREG

BC LT, BACK

LTORG

ADD AREG,='1'

MULT CREG, X

STOP

X DS 2

Y DC 10

END

For the given assembly code prepare and write down: a) Symbol Table, b) Literal Table and c) Pool Table. [5 Marks]

Given Input in assembly language:

START 200

READ X

READ Y

NEXT MOVER AREG,='5'

MOVEM AREG, X

MOVER CREG,='1'

BACK MOVER BREG,='1'

LTORG

ADD AREG,='1'

SUB BREG,Y

MULT CREG,='2'

CMP AREG, BREG

BC LT, BACK

LTORG

ADD AREG,='1'

MULT CREG, X

STOP

XDS1

YDS1

END

An assembly program

1		START	200		
-0.3		MOVER		200)	+04 1 211
				201)	
	LOOP			202)	
5	4-4-	MOVER		203)	THE RESERVE OF STREET,
6		ADD	CREG, ='1'	204)	
7			ondo, - 1		.01 0 212
	*10				
12		BC	ANY, NEXT	210)	+07 6 214
13		LTORG			
			= 6	211)	+00 0 005
			= '1' - management	212)	+00 0 001
14		***			
15	NEXT	SUB	AREG, ='1'	214)	+02 1 219
16		BC	LT, BACK	215)	+07 1 202
17	LAST	STOP		216)	+00 0 000
18		DRIGIN	L00P+2		
19		MULT	CREG, B	204)	+03 3 218
20		ORIGIN	LAST+1	Charten.	
21	A	DS	1	217)	
22	BACK	EQU	LOOP		
23	В	DS	1	218)	
24		END			
25			= '1'	219)	+00 0 001

Assembler PASS-I

```
1. loc-cntr := 0; (default value)
pooltab-ptr := 1;
POOLTAB [1]:=1;
littab-ptr := 1;
```

2. While next statement is not an END statement (a) If label is present then this-label := symbol in label field; Enter (this-label, loc-cntr) in SYMTAB.

- (b) If an LTORG statement then
 - (i) Process literals LITTAB [POOLTAB [pooltab-ptr]]... LITTAB [lit-tab-ptr 1] to allocate memory and put the address in the address field. Update loc-cntr accordingly.
 - (ii) pooltab-ptr := pooltab-ptr + 1;
 - (iii) POOLTAB [pooltab-ptr] := littab-ptr;
- (c) If a START or ORIGIN statement then loc-cntr := value specified in operand field;

(d) If an EQU statement then

(i) this-addr := value of <address spec>;
(ii) Correct the symtab entry for this-label to (this-label, this-addr).

(e) If a declaration statement then

(i) code := code of the declaration statement;
(ii) size := size of memory area required by DC/DS.
(iii) loc-cntr := loc-cntr + size;
(iv) Generate 1C '(DL, code)'.

```
(f) If an imperative statement then
   (i) code := machine opcode from OPTAB;
   (ii) loc-cntr := loc-cntr + instruction length from OPTAB;
   (iii) If operand is a literal then
       this-literal := literal in operand field;
       LITTAB [littab-ptr] := this-literal;
       littab-ptr := littab-ptr + 1;
   else (i.e. operand is a symbol)
       this-entry := SYMTAB entry number of operand;
       Generate 1C '(IS, code)(S, this-entry)';
```

- 3. (Processing of END statement)
 - (a) Perform step 2(b).
 - (b) Generate 1C '(AD.02)'.
 - (c) Go to Pass II.

Assembler PASS-II

- 1. code-area-address := address of code-area;
 pooltab-ptr := 1;
 loc-cntr := 0;
- 2. While next statement is not an END statement
 - (a) Clear machine-code-buffer;

(b) If an LTORG statement

- (i) Process literals in LITTAB[POOLTAB[pooltab-ptr]} ... LITTAB [POOLTAB [pooltab-ptr+l]]—1 similar to processing of constants in a DC statement, i.e. assemble the literals in machine.code, buffer.
- (ii) size := size of memory area required for literals;
- (iii) pooltab-ptr := pooltab-ptr + 1;

- (c) If a START or ORIGIN statement then
 - (i) loc-cntr := value specified in operand field;
 - (ii) size := 0;
- (d) If a declaration statement
 - (i) If a DC statement then

Assemble the constant in machine-code-buffer.

(ii) size := size of memory area required by DC/DS;

- (e) If an imperative statement
 - (i) Get operand address from SYMTAB or LITTAB.
 - (ii) Assemble instruction in machine-code-buffer.
 - (iii) size '.- size of instruction;
- (f) If size != 0 then
 - (i) Move contents of machine-code-buffer to the address code-area-address + loc-cntr;
 - (ii) loc-cntr := loc-cntr + size;

- 3. (Processing of END statement)
 - (a) Perform steps 2(b) and 2(f).
 - (b) Write code-area into output file

Thank You