CSE 237C Final Project Report Relu Optimizer for HLS4ML

Gandhar Deshpande PID: A59005457

gdeshpande@ucsd.edu

Introduction:

Convolutional Neural Networks are one of the most efficient ways to run algorithms for image processing, signal processing, video processing and image classification. These networks are usually made of multiple layers and each layer does some processing on the data. These can be optimized using FPGAs to provide high performance as compared to a traditional software-based implementations. HLS4ML is a framework that allows automation of a neural network given its parameters into a HLS project which can then be synthesized to a FPGA using Xilinx Vivado. This project aims to add an optimizer to the HLS4ML framework to improve the resource usage of the CNN on the FPGA, which may further allow deeper networks to be implemented on the same FPGA.

Literature:

Convolutional Neural Networks:


In Deep Learning, Convolutional Neural Networks is a class of Neural Networks that is largely used for analyzing visual imagery. The larger applications of this come in the field of image and video recognition, recommender systems, image classification and so on. They are a regularized form of a multilayer perceptron artificial neural network. While normal neural networks require significant amount of data processing before it can be fed into the neural networks, CNNs provide an advantage by using the convolution kernels in a manner to automate the learning, requiring very little effort from a developer.

[Information taken from

HLS4ML:

HLS4ML is a Python package used for machine learning inference in FPGAs. The package creates firmware implementations of machine learning algorithms using High Level Synthesis language (HLS). The aim is to translate traditional open-source machine learning models into HLS that can be configured according to use-case. The resulting IP can then be plugged into more complex designs or used for creating a kernel for CPU co-processing.


This solution was inspired by data analysis problems in the Large Hadron Collider in Particle Physics. FPGAs allow data filtering at the source, which cannot be managed with a traditional inferencing model, which is not able to match the live speed of events. This package allows user to define various parameters like precision, reuse factor and data quantization aware training. It expects that the input network is simplified for the best improvement in results. All of this together results in microsecond-latency in predictions with FPGAs. The below shows a broad workflow model of HLS4ML.



[Image and documentation with reference from hls4ml website https://fastmachinelearning.org/hls4ml/index.html]

Aim:

A convolutional neural network typically contains multiple layers of convolution followed by layers of activation. One of the most popular activation techniques used is called ReLU, Rectified Linear Unit. When HLS4ML converts a given network model into an HLS project in C++, it essentially converts each layer into a function. These functions are pipelined using Dataflow pragmas, which bring optimization in the hardware. Each layer connects to the next with a BRAM, which is costly in FPGA resources. Since the implementation of the ReLU is simple, this project aims to essentially merge the ReLU function into the previous convolution layer, which should reduce the number of BRAMS that are being used. The aim is to reduce resource usage while still gaining the same hardware acceleration. This was verified by manually modifying the HLS project to merge the Relu and convolution layers with better results.



Implementation:

First, I modified the python conversion script which parses the trained model and writes it with user defined precision. I added a new flag variable called 'MergedRelu', which can be set to 1 or 0 depending on whether one wants to merge the Relu layer with the convolution layer. The convert script parses this configuration and based on the value of the flag, excludes the optimizer which would do the merging.

```
convert:
   RemoveSoftmax: 1
   MergedRelu: 1
   OutputDir: my-hls-tiny2-auto-merged-relu
   XilinxPart: xc7z020clg400-1
   Backend: Vivado
   IOType: io_stream
   Interface: axi_stream
   Driver: python
   Board: pynq-z2
```

Fig 1.3 YML with MergedRelu Flag set

```
config['Model']['MergedRelu'] = our_config['convert']['MergedRelu']
if bool(config['Model']['MergedRelu']):
    config['SkipOptimizers'] = ['reshape_stream']
else:
    config['SkipOptimizers'] = ['reshape_stream', 'relu_merge']
```

Fig 1.4 Script snippet that add the flag to the config and decides whether the optimizer will be called.

The way the model work is that first a model is created with all the layers in the network, and then optimizers are applied to it to modify the model in an optimal fashion. SkipOptimizers from the snippet above indicates that the optimizers in that array would not be applied.

The next step was to write an actual optimizer pass. The optimizer has two parts, one where it matches that the optimizer is applicable, and where it transforms the model for optimization. The matching part is done by comparing the name of the layer and the previous layer, which should be Activation and Convolution respectively. The transformation does a few things. First, it sets the output of the previous layer to be same as the output for the activation layer. Then it removes the activation layer and rewires the previous and the next node together, so that the layers are connected. Since the activation and the convolution have the same shapes for the output, reconnecting does not require any other effort. This optimizer is registered during initialization.

Fig 1.5: Operation of the MergeRelu Optimizer pass

The code up until now creates a merged ReLU layer in an HLS model in python. However, the same changes need to be reflected in the actual firmware code that gets created. To implement this, there are 2 major areas where changes are required. The first is the HLS Layers, where we need to read the flag from the model and add it into the configuration of the convolution layer. The second is make changes in the templates which will read the changes in configuration of the layers. The C++ functions are written in an object-oriented fashion, so after going through the original convolution function, we find that the actual computation is happening in a class

called nnet_dense_resource.h. So, I add new compute functions that do the computation as well as the activation in a single function. I also modify the main function call to check if the configuration has a merged_relu flag, and decides which compute function to call based on the flag.

Results:

The project creates a full project where the main project file is now created without the activation layers. The final merged project is compiled with Vivado and passes the C Simulation. It gives slightly different results compared to the manually merged project. The code is synthesized into RTL and gives results.

```
hls::stream<layer2_t> layer2_out("layer2_out");
#pragma HLS STREAM variable=layer2_out depth=1024
nnet::conv_2d_cl<input_t, layer2_t, config2>(input_1, layer2_out, w2, b2); // q_conv2d_batchnorm
hls::stream<layer4_t> layer4_out("layer4_out");
#pragma HLS STREAM variable=layer4_out depth=1024
nnet::relu<layer2_t, layer4_t, relu_config4>(layer2_out, layer4_out); // q_activation
hls::stream<layer20_t> layer20_out("layer20_out");
#pragma HLS STREAM variable=layer20_out depth=1225
nnet::zeropad2d_cl<layer4_t, layer20_t, config20>(layer4_out, layer20_out); // zp2d_q_conv2d_batchnorm_1
hls::stream<layer5_t> layer5_out("layer5_out");
#pragma HLS STREAM variable=layer5 out depth=1024
nnet::conv_2d_cl<layer20_t, layer5_t, config5>(layer20_out, layer5_out, w5, b5); // q_conv2d_batchnorm_1
hls::stream<layer7_t> layer7_out("layer7_out");
#pragma HLS STREAM variable=layer7_out depth=1024
nnet::relu<layer5_t, layer7_t, relu_config7>(layer5_out, layer7_out); // q_activation_1
hls::stream<layer21_t> layer21_out("layer21_out");
#pragma HLS STREAM variable=layer21_out depth=1225
nnet::zeropad2d_cl<layer7_t, layer21_t, config21>(layer7_out, layer21_out); // zp2d_q_conv2d_batchnorm_2
hls::stream<layer8_t> layer8_out("layer8_out");
#pragma HLS STREAM variable=layer8_out depth=1024
nnet::conv_2d_cl<layer21_t, layer8_t, config8>(layer21_out, layer8_out, w8, b8); // q_conv2d_batchnorm_2
hls::stream<layer10_t> layer10_out("layer10_out");
#pragma HLS STREAM variable=layer10_out depth=1024
nnet::relu<layer8_t, layer10_t, relu_config10>(layer8_out, layer10_out); // q_activation_2
```

Fig 1.6: Code generated without MergeRelu flag

```
//hls-fpga-machine-learning insert layers
hls::stream<layer4_t> layer4_out("layer4_out");
#pragma HLS STREAM variable=layer4_out depth=1024
nnet::conv_2d_cl<input_t, layer4_t, config4>(input_1, layer4_out, w2, b2); // q_conv2d_batchnorm
hls::stream<layer20_t> layer20_out("layer20_out");
#pragma HLS STREAM variable=layer20_out depth=1225
nnet::zeropad2d_c1<layer4_t, layer20_t, config20>(layer4_out, layer20_out); // zp2d_q_conv2d_batchnorm_1
hls::stream<layer7_t> layer7_out("layer7_out");
#pragma HLS STREAM variable=layer7_out depth=10
nnet::conv_2d_cl<layer20_t, layer7_t, config7>(layer20_out, layer7_out, w5, b5); // q_conv2d_batchnorm_1
hls::stream<layer21_t> layer21_out("layer21_out");
#pragma HLS STREAM variable=layer21_out depth=
nnet::zeropad2d_cl<layer7_t, layer21_t, config21>(layer7_out, layer21_out); // zp2d_q_conv2d_batchnorm_2
hls::stream<layer10_t> layer10_out("layer10_out");
#pragma HLS STREAM variable=layer10_out depth=1024
nnet::conv_2d_cl<layer21_t, layer10_t, config10>(layer21_out, layer10_out, w8, b8); // q_conv2d_batchnorm_2
hls::stream<layer22_t> layer22_out("layer22_out");
#pragma HLS STREAM variable=layer22_out depth=10
nnet::zeropad2d_cl<layer10_t, layer22_t, config22>(layer10_out, layer22_out); // zp2d_q_conv2d_batchnorm_3
hls::stream<layer13_t> layer13_out("layer13_out");
#pragma HLS STREAM variable=layer13_out depth=64
nnet::conv_2d_cl<layer22_t, layer13_t, config13>(layer22_out, layer13_out, w11, b11); // q_conv2d_batchnorm_3
hls::stream<layer23_t> layer23_out("layer23_out");
#pragma HLS STREAM variable=layer23_out depth=121
nnet::zeropad2d_cl<layer13_t, layer23_t, config23>(layer13_out, layer23_out); // zp2d_q_conv2d_batchnorm_4
hls::stream<layer16_t> layer16_out("layer16_out");
#pragma HLS STREAM variable=laver16 out depth=
nnet::conv_2d_cl<layer23_t, layer16_t, config16>(layer23_out, layer16_out, w14, b14); // q_conv2d_batchnorm_4
nnet::dense<layer16_t, layer18_t, config18>(layer16_out, layer18_out, w18, b18); // q_dense
```

Fig 1.7: Merged layers generated by HLS4ML

```
Processing input 0:
   Ground Truth Predictions (gt):
       0001000000
   hls_py Predictions (hp):
       -15.5 -15.75 -13 -8.75 -16.25 -10.25 -11 -16.75 -11.75 -14.25
   keras Predictions (k):
       -16.2554 -15.3726 -12.2603 -8.08398 -16.9204 -7.89014 -11.2266 -16.5654 -13.1304 -14.7075
   hls_csim Predictions (hc):
       -15.5 -16 -12.5 -8.5 -16.25 -9.75 -11 -16.75 -12 -14.75
Summary of Test:
    Total # of Test Inputs = 100
   Total # of Matching Predictions = 80 (0.8)
| 1| 0.83| 0.83| 0.8 |
| 0.83 | 1 | 0.93 | 0.97 |
| 0.83 | 0.93 | 1 | 0.9 |
| 0.8| 0.97| 0.9| 1 |
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 1] CSim done with 0 errors.
```

Fig 1.8: C Simulation Results

ing: Summary:														
		Estimated L												
		3.518 ns												
ency: Summary:														
Latency min	(cycles) max	+ Latency min	(absolute)	 Int min	erval max	Pipeline Type								
16789668	4/700//0				16781313	dataflow								
			0.168 sec											
Detail:							Module	Latency min	(cycles)	Latency min	(absolute)	Int	erval max	Pipeline Type
Detail: * Instai	nce:	Instar		config18		array_array		min	max 	min 0.410 ms				Type
Detail: * Instail	nce: array_array_ d_cl_array_i d_cl_array_i	Instar _ap_fixed_8_ array_ap_fix array_ap_fix	ce 	config18_ g13_U0 g16_U0	U0 dense_ conv_2	array_array d_cl_array d_cl_array	Module y ep fixed 8 6 5 3 0 10u config18, array, ap fixed 32u config16, s array, ap fixed 32u config16, s	min s 41032 2048 242	max 41032 16781312 1982948	min 0.410 ms 20.480 us 2.420 us	max 0.410 ms 0.168 sec 19.829 ms	min 41032 2048 242	max 41032 16781312 1982948	Type none none none
Detail: * Instai	array_array d_cl_array_ d_cl_array_i	Instar _ap_fixed_8_ array_ap_fix array_ap_fix	ce 		U0 dense_ conv_2 conv_2	array_array d_cl_array d_cl_array d_cl_array	Module /_ap_fixed_8_6_5_3_0_10u_config18. array_ap_fixed_32u_config18_s array_ap_fixed_32u_config16_s array_ap_fixed_32u_config18_s	min s 41032 2048	max 41032 16781312 1982948 2513700	min 0.410 ms 20.480 us 2.420 us 24.500 us	max 0.410 ms 0.168 sec	min 	max 41032 16781312	Type none none none none
Detail: * Instail	array_array, d_cl_array, d_cl_array, d_cl_array, d2d_cl_arra,	Instar ap_fixed_8 array_ap_fix array_ap_fix y_array_ap_f y_array_ap_f	ce 6_5_3_0_10u_ ed_32u_confi, ed_32u_confi, ixed_32u_con ixed_32u_con	config18_ g13_U0 g16_U0 g16_U0 f1g20_U0 f1g23_U0	U0 dense_ conv_2 conv_2 conv_2	array_array d_cl_array_ d_cl_array d_cl_array d2d_cl_arra	Module _ap_fixed 8.6.5.3.0.10u_config18.s _array ap_fixed 32u_config16.s _array ap_fixed 32u_config16.s _array ap_fixed 32u_config10.s u_array ap_fixed 32u_config10.s u_array ap_fixed 32u_config10.s	min 8 41032 2048 242 2456 2320 208	max 41032 16781312 1982948 2513700 2320 208	min 0.410 ms 20.480 us 2.420 us 24.500 us 23.200 us 2.080 us	max 0.410 ms 0.168 sec 19.829 ms 25.137 ms 23.200 us 2.080 us	min 41032 2048 242 2450 2320 208	max 41032 16781312 1982948 2513700 2320 208	Type none none none none none none
Detail: * Instal	array_array, d_cl_array, d_cl_array, d_cl_array, d_cl_array, d_cl_array, d_d_cl_array, d_d_cl_array,	Instar ap_fixed_8 array_ap_fix array_ap_fix y_array_ap_f y_array_ap_f y_array_ap_fix	ce -6_5_3_0_10u_ ed_32u_confi ed_32u_confi ixed_32u_confi ixed_32u_con ed_32u_con ed_32u_confi	config18_ g13_U0 g16_U0 g10_U0 fig20_U0 fig23_U0 g4_U0	U0 dense_ conv_2 conv_2 corv_2 zeropa zeropa corv_2	array_array d_cl_array d_cl_array d2d_cl_arra d2d_cl_arrad d_cl_array	Module y_op_fixed_8_6_5_3_0_10u_config18, array_ap_fixed_32u_config13_s array_ap_fixed_32u_config16_s array_ap_fixed_32u_config18_s y_array_ap_fixed_32u_config18_s y_array_ap_fixed_32u_config18_s y_array_ap_fixed_32u_config18_s array_ap_fixed_32u_config18_s	s 41032 2048 242 2456 2326	max 41032 16781312 1982948 2513700 2320 208 102400	min 0.410 ms 20.480 us 2.420 us 24.500 us 23.200 us 2.080 us 20.480 us	max 0.410 ms 0.168 sec 19.829 ms 25.137 ms 23.200 us	min +	max 41032 16781312 1982948 2513700 2320	Type none none none none none none none
Detail: * Instai conv_2: conv_2: zeropai zeropai conv_2: zeropai	array_array d_cl_array_i d_cl_array_i d_cl_array_i d_cl_array_i d_cl_array_i d_cl_array_i d_cl_array_i d_cl_array_i	Instar ap_fixed_8 array_ap_fix array_ap_fix y_array_ap_f array_ap_fix y_array_ap_fix y_array_ap_fix	ce 6_5_3_0_10u_ ed_32u_confi, ed_32u_confi, ixed_32u_con ixed_32u_con	config18_ g13_U0 g16_U0 g16_U0 fig20_U0 fig23_U0 g4_U0 f7_U0	Ue dense_ conv_2 conv_2 zeropa zeropa conv_2 zeropa conv_2	array_array d_cl_array d_cl_array d_cl_array d2d_cl_arra d_cl_array d2d_cl_array d2d_cl_array d2d_cl_array	Module _ap_fixed 8.6.5.3.0.10u_config18.s _array ap_fixed 32u_config16.s _array ap_fixed 32u_config16.s _array ap_fixed 32u_config10.s u_array ap_fixed 32u_config10.s u_array ap_fixed 32u_config10.s	min 41032 2048 2422 2456 2320 2088	max 41032 16781312 1982948 2513700 2320 208 102400 2113 2513700	min 0.410 ms 20.480 us 2.420 us 24.500 us 23.200 us 2.080 us 20.480 us 21.130 us 24.500 us	max 0.410 ms 0.168 sec 19.829 ms 25.137 ms 23.200 us 2.080 us 1.024 ms 21.130 us	min 41032 2048 242 2450 2320 208 2048	max 41032 16781312 1982948 2513700 2320 208 102400	Type none none none none none none none no

Fig 1.9: Synthesis performance results

= Utilization Est												
Summary:												
Name	BRAM_18K	DSP48E	FF	LUT	+ UR	RAM						
+ DSP	†	-	 -	-	†							
Expression	İ	i -	9	34								
FIFO Instance	232	- 0	8996 57551	15584 37798		- e						
Memory	'-	i -i	-	-1		-i						
Multiplexer Register	! -	-	-!	36		-!						
Kegister 	- -		6 +	-	! +							
Total	331	0	66553	53452	!	9						
Available	280	220	106400	53200	i	0						
Utilization (%)	118		 62	100	i I	- 0						
Utilization (%)	- i		62	100 	! !	÷						
Detail:	- i		62	100		÷						
	- i		62	100	i 	÷						
	118		62	100		÷	Module	 BRAM_18K	DSP48E	FF	LUT	URAM
+ Detail: * Instance: +	118	0 Instance	i	i		+ 0 +	Block_proc	; 0	 0	2	11	0
+ Detail: * Instance: +	118	[nstance	32u_confi	;		+ 0 +	Block_proc conv_2d_cl_array_array_ap_fixed_32u_config10_s	0 2	0 0	2 2583	11 3956	0
Detail: * Instance:	118	Enstance	32u_confi 32u_confi	g10_U0		+ 0 + 1 0 0	Block_proc conv_2d_cl_array_array_ap_fixed_32u_config10_s conv_2d_cl_array_array_ap_fixed_32u_config13_s	0 2 10	0 0	2	11	0
+ Detail: * Instance: 	118 118 array_array_i cray_array_i cray_array_i	Instance ap_fixed_ ap_fixed_ ap_fixed_ ap_fixed_	32u_confi 32u_confi 32u_confi 32u_confi	g10_U0 g13_U0 g16_U0 g4_U0		+ 0 + 1 0 0 0 0	Block_proc conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi3_s conv_2d_cl_array_array_ap_fixed_32u_configi6_s conv_2d_cl_array_array_ap_fixed_32u_configi6_s	0 2 10 9	0 0 0	2 2583 11537 11530 1188	11 3956 6384 6383 2829	9 9 9 9
* Detail: * Instance: Block_proc_U6 conv_2d_cl_a; conv_2d_cl_a; conv_2d_cl_a; conv_2d_cl_a;	i 118 array_array_irray_irray_array_irray_irray_array_irray_irray_array_irray_irray_irray_array_irray_array_irray_irray_irray_array_irray_irray_irray_irray_irray_array_irray	Instance ap_fixed_ ap_fixed_ ap_fixed_ ap_fixed_ ap_fixed_ ap_fixed_	32u_confi 32u_confi 32u_confi 32u_confi 4u_config	g10_U0 g13_U0 g13_U0 g4_U0 7_U0	÷	+ 0 + 1 1 0 1 0	Block_proc conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi3_s conv_2d_cl_array_array_ap_fixed_32u_configi6_s conv_2d_cl_array_array_ap_fixed_32u_configi6_s conv_2d_cl_array_array_ap_fixed_au_configi7_s	0 2 10 9 0	0 0 0 0	2 2583 11537 11530 1188 10748	11 3956 6384 6383 2829 6749	0 0 0 0
+ Detail: + Instance: Block_proc_U(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cl_an(conv_2d_cn_an(conv_	orray_array_irray_array_irray_array_irray_array_irray_array_irray_array_irray_array_p_fir	Enstance ap_fixed_ap_fixed_ap_fixed_ap_fixed_exed_8_6_5	32u_confi 32u_confi 32u_confi 32u_confi 32u_config 32_0_10u_	g10_U0 g13_U0 g16_U0 g16_U0 g4_U0 7_U0 config18	÷ 8_U0	+ + + + 	Block_proc conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_5u_configi0_s conv_2d_cl_array_array_ap_fixed_du_configi0_s	0 2 10 9 0 2	0 0 0 0 0	2 2583 11537 11530 1188 10748 18989	11 3956 6384 6383 2829 6749 1633	0 0 0 0 0
Block_proc_U(conv_Zd_cl_an(conv_Zd_cl_an(conv_Zd_cl_an(conv_Zd_cl_an(conv_Zd_cl_an(denv_Zd_cl_an(denv_Zd_cl_an(zeropadZd_cl_zeropadZd_cl_zeropadZd_cl_zeropadZd_cl_an(zeropadZ	array_array_iray_array_array_array_array_array_iray_array_iray_array_iray_array_array_array_array_array_array_array_array_array	Instance ap_fixed ap_fixed ap_fixed ap_fixed ap_fixed ap_fixed ap_fixed ced_8_6_6_7_ap_fixed /_ap_fixed	32u_confi 32u_confi 32u_confi 32u_confi 4u_config _3_0_10u_ d_32u_con	g10_U0 g13_U0 g13_U0 g4_U0 7_U0 cnofig18 fig20_U0 fig22_U0	* 8_U0 0		Block proc conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_du_configi0_s conv_2d_cl_array_array_ap_fixed_du_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s zeropaddd_cl_array_array_ap_fixed_32u_configi0_s zeropaddd_cl_array_array_ap_fixed_32u_configi0_s	0 2 10 9 0 76	0 0 0 0 0 0 0	2 2583 11537 11530 1188 10748 18989 308 286	11 3956 6384 6383 2829 6749 1633 3282 2651	9 9 9 9 9
Block_proc_U(conv_2d_cl_ai conv_2d_cl_ai conv_2d_cl_ai conv_2d_cl_ai conv_2d_cl_ai dense_array_c zeropadd_cl_ zeropadd_cl_zeropadd_cl_	oray_array_irray_array_irray_array_irray_array_irray_array_irray_a	Op_fixed_ ap_fixed_ ap_fixed_ ap_fixed_ cod_8_6_£ /_ap_fixed_ /_ap_fixed_	32u_confi 32u_confi 32u_confi 32u_confi 4u_config 43_0_10u_ d_32u_con d_32u_con	g10_U0 g13_U0 g13_U0 g16_U0 7_U0 config18 fig20_U0 fig23_U0 fig23_U0	8_U0		Block proc conv 2d cl_array_array_ap_fixed_32u_configi0,s conv_2d_cl_array_array_ap_fixed_32u_configi0,s conv_2d_cl_array_array_ap_fixed_32u_configi0,s conv_2d_cl_array_array_ap_fixed_32u_configi0,s conv_2d_cl_array_array_ap_fixed_u_configi0,s dense_array_array_ap_fixed_s_0.5_3_0.10u_configi0.s ceropad2d_cl_array_array_ap_fixed_32u_configi0.s zeropad2d_cl_array_array_ap_fixed_32u_configi0.s zeropad2d_cl_array_array_ap_fixed_32u_configi0.s zeropad2d_cl_array_array_ap_fixed_32u_configi0.s	0 2 19 9 0 76 0		2 2583 11537 11539 1188 10748 18989 308 286 296	11 3956 6384 6383 2829 6749 1633 3282 2651 3270	0 0 0 0 0 0
Block_proc_U(conv_Zd_cl_an(con	oray_array_irray_array_irray_array_irray_array_irray_array_irray_a	Op_fixed_ ap_fixed_ ap_fixed_ ap_fixed_ cod_8_6_£ /_ap_fixed_ /_ap_fixed_	32u_confi 32u_confi 32u_confi 32u_confi 4u_config 43_0_10u_ d_32u_con d_32u_con	g10_U0 g13_U0 g13_U0 g16_U0 7_U0 config18 fig20_U0 fig23_U0 fig23_U0	8_U0		Block proc conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_du_configi0_s conv_2d_cl_array_array_ap_fixed_du_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s conv_2d_cl_array_array_ap_fixed_32u_configi0_s zeropaddd_cl_array_array_ap_fixed_32u_configi0_s zeropaddd_cl_array_array_ap_fixed_32u_configi0_s	0 2 10 9 0 76		2 2583 11537 11539 1188 10748 18989 308 286 296	11 3956 6384 6383 2829 6749 1633 3282 2651	9 9 9 9 9

Fig 1.10: Synthesis Utilization Results

Conclusion and Future Work:

The project creates an enhancement in a Python package that allows an implementation with a reduced resource usage. With just a single user flag, it creates a complete firmware which is optimized for resource usage. While the logic is in place, there is possibility for some more changes to be done in future. The code is currently created for 2D convolution, but it can be extended to 1D convolution. There are also some issues with co-simulation results, and need some more work to get output from co-simulation. The codebase is added on Github(added in references)

References:

Convolutional Neural Network: https://en.wikipedia.org/wiki/Convolutional neural network

HLS4ML:

Documentation: https://fastmachinelearning.org/hls4ml/concepts.html

Codebase: https://github.com/fastmachinelearning/hls4ml

Codebase Inspiration:

https://github.com/anmeza/cse237c fa21 relu optimizer

Implemented HLS4ML with MergedRelu: https://github.com/gdpande97/hls4ml

Implemented codebase with working convert script:

https://github.com/gdpande97/cse237c fa21 relu optimizer