```
1
 2
     -- Company: HSRW
 3
     -- Engineer: Andy Stamm
 4
                        08:49:12 12/17/2015
 5
     -- Create Date:
 6
     -- Design Name:
 7
    -- Module Name:
                       7 segment 4bit to decimal - Behavioral
    -- Project Name:
 8
                         Lab 2.1
    -- Target Devices:
 9
    -- Tool versions:
10
11
     -- Description:
12
13
     -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
17
     -- Additional Comments:
1 8
19
2.0
     library IEEE;
21
    use IEEE.STD LOGIC 1164.ALL;
     use IEEE.STD_LOGIC_ARITH.ALL;
2.2
23
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25
     -- Uncomment the following library declaration if using
26
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
29
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx primitives in this code.
30
31
     --library UNISIM;
32
     --use UNISIM.VComponents.all;
33
34
     library IEEE;
35
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.STD_LOGIC_ARITH.ALL;
36
37
     use IEEE.STD LOGIC UNSIGNED.ALL;
38
     entity seven_segment is
39
            Port ( clk, SW0, SW1, SW2, SW3 : in STD_LOGIC;
40
     inputs to the entity
41
                    COMO, COM1 : out STD LOGIC;
                                                  -- ouput anode of the seven segment display
                    SEGAO, SEGBO, SEGCO, SEGDO, SEGEO, SEGGO; out STD_LOGIC;
42
     -- ouputs of the first seven segment dislay
43
                    SEGA1, SEGB1, SEGC1, SEGD1, SEGE1, SEGF1, SEGG1 : out STD_LOGIC --
     ouputs of the second seven segment dislay
44
                  );
45
     end entity seven_segment;
46
     architecture Behavioral of seven_segment is
47
     signal temp: std_logic_vector(13 downto 0); -- vector to drive the 7-segment display
48
49
     signal btn: std logic vector(3 downto 0); -- vector to save the switch state
50
     signal number: integer;
                                                  -- variable to save the integer number
51
         begin
52
            process(clk)
53
                begin
```

```
54
                   if clk'event and clk='1' then -- wait for the rising edge of the clock
      then assign SW state to vector
 55
                      btn(0)<=SW0;
 56
                      btn(1)<=SW1;
 57
                      btn(2)<=SW2;
 58
                      btn(3)<=SW3;
 59
                   end if;
 60
             end process;
 61
 62
         process
 63
            begin
 64
                -- comparing if the number is larger then 9
 65
                number <= conv_integer(unsigned(btn)); -- converting the bit vector to an</pre>
      integer
 66
                if number > 9 then
                                      -- check if we need the second 7-segment display
                   COM1<='0';
                                         -- enable the second 7-segment display
 67
 68
 69
                   COM1<='1';
                                         -- disable the second 7-segment display
 70
                end if;
 71
 72
                -- assign the decoded output to the first seven segment display outputs
 73
                SEGA0 <= temp(0);
 74
                SEGB0 <= temp(1);</pre>
 75
                SEGCO \ll temp(2);
 76
                SEGD0 <= temp(3);</pre>
 77
                SEGE0 <= temp(4);
                SEGF0 <= temp(5);</pre>
 78
 79
                SEGGO <= temp(6);
                COM0<='0';
                                   -- enable the first seven segment display
 80
 81
 82
                -- assign the decoded output to the second seven segment display outputs
 83
                SEGA1 <= temp(7);
 84
                SEGB1 <= temp(8);</pre>
 85
                SEGC1 <= temp(9);</pre>
 86
                SEGD1 <= temp(10);
 87
                SEGE1 <= temp(11);</pre>
 88
                SEGF1 <= temp(12);
 89
                SEGG1 <= temp(13);
 90
         end process;
 91
 92
                -- decoding the four bit vector to the first seven segment display
                with number Select
 93
 94
                   temp<="000000001111111" when 0,
 95
                          "00000000000110" when 1,
 96
                          "00000001011011" when 2,
                         "00000001001111" when 3,
 97
98
                          "00000001100110" when 4,
 99
                          "00000001101101" when 5,
100
                          "000000011111101" when 6,
101
                         "00000000000111" when 7,
                          "000000011111111" when 8,
102
                          "000000011011111" when 9,
103
104
                         "000011001111111" when 10,
105
                         "00001100000110" when 11,
106
                         "00001101011011" when 12,
107
                          "00001101001111" when 13,
                         "00001101100110" when 14,
108
```

