

```
1  -----
2  -- Company: HSRW
3  -- Engineer: Andy Stamm
4  --
5  -- Create Date:    08:49:12 12/17/2015
6  -- Design Name:
7  -- Module Name:    7 segment 6bit to decimal - Behavioral
8  -- Project Name:    Lab 2.3
9  -- Target Devices:
10 -- Tool versions:
11 -- Description:
12 --
13 -- Dependencies:
14 --
15 -- Revision:
16 -- Revision 0.01 - File Created
17 -- Additional Comments:
18 --
19 -----
20 library IEEE;
21 use IEEE.STD_LOGIC_1164.ALL;
22 use IEEE.STD_LOGIC_ARITH.ALL;
23 use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25 -- Uncomment the following library declaration if using
26 -- arithmetic functions with Signed or Unsigned values
27 --use IEEE.NUMERIC_STD.ALL;
28
29 -- Uncomment the following library declaration if instantiating
30 -- any Xilinx primitives in this code.
31 --library UNISIM;
32 --use UNISIM.VComponents.all;
33
34 library IEEE;
35 use IEEE.STD_LOGIC_1164.ALL;
36 use IEEE.STD_LOGIC_ARITH.ALL;
37 use IEEE.STD_LOGIC_UNSIGNED.ALL;
38
39 entity seven_segment is
40     Port ( clk, SW0, SW1, SW2, SW3, SW4, SW5 : in STD_LOGIC; --
41 inputs to the entity
42     COM0, COM1 : out STD_LOGIC;
43 --ouput anode of the seven segment display
44     SEGA0, SEGB0, SEGC0, SEGD0, SEGE0, SEGF0, SEGG0 : out STD_LOGIC; --
45 outputs of the first seven segment display
46     SEGA1, SEGB1, SEGC1, SEGD1, SEGE1, SEGF1, SEGG1 : out STD_LOGIC --
47 outputs of the first seven segment display
48
49 );
50 end entity seven_segment;
51
52 architecture Behavioral of seven_segment is
53     signal temp_1, temp_2: std_logic_vector(6 downto 0); -- vector to drive the two
54     7-segment displays
55     signal btn: std_logic_vector(5 downto 0); -- vector to save the switch
56     state
57     signal digit0, digit1, result: integer := 0; -- signals to save integers
```

```
52
53     begin
54         process(clk)
55             begin
56                 if clk'event and clk='1' then -- wait for the rising edge of the clock
57                     then assign SW state to vector
58                         btn(0)<=SW0;
59                         btn(1)<=SW1;
60                         btn(2)<=SW2;
61                         btn(3)<=SW3;
62                         btn(4)<=SW4;
63                         btn(5)<=SW5;
64                     end if;
65                 end process;
66
67     process
68         begin
69             result <= conv_integer(unsigned(btn)); -- convert bitcode to integer
70
71             -- split one integer into two single digits
72             if result < 10 then
73                 digit0 <= result;
74                 digit1 <= 0;
75             elsif result < 20 then
76                 digit0 <= result - 10;
77                 digit1 <= 1;
78             elsif result < 30 then
79                 digit0 <= result - 20;
80                 digit1 <= 2;
81             elsif result < 40 then
82                 digit0 <= result - 30;
83                 digit1 <= 3;
84             elsif result < 50 then
85                 digit0 <= result - 40;
86                 digit1 <= 4;
87             elsif result < 60 then
88                 digit0 <= result - 50;
89                 digit1 <= 5;
90             elsif result < 70 then
91                 digit0 <= result - 60;
92                 digit1 <= 6;
93             end if;
94
95             -- assign the decoded output to the first seven segment display outputs
96             SEGA0 <= temp_1(0);
97             SEGB0 <= temp_1(1);
98             SEGC0 <= temp_1(2);
99             SEGD0 <= temp_1(3);
100            SEGE0 <= temp_1(4);
101            SEGF0 <= temp_1(5);
102            SEGG0 <= temp_1(6);
103            COM0<='0'; -- enable the first seven segment display
104
105            -- assign the decoded output to the first seven segment display outputs
106            SEGA1 <= temp_2(0);
107            SEGB1 <= temp_2(1);
108            SEGC1 <= temp_2(2);
```

```
108         SEGD1 <= temp_2(3);
109         SEGE1 <= temp_2(4);
110         SEGF1 <= temp_2(5);
111         SEGG1 <= temp_2(6);
112         COM1<='0';           -- enable the first seven segment display
113     end process;
114
115     -- decoding for the first seven segment display
116     with digit0 Select
117         temp_1<="0111111" when 0,
118             "0000110" when 1,
119             "1011011" when 2,
120             "1001111" when 3,
121             "1100110" when 4,
122             "1101101" when 5,
123             "1111101" when 6,
124             "0000111" when 7,
125             "1111111" when 8,
126             "1101111" when 9,
127             "1000000" when others;
128
129     -- decoding for the second seven segment display
130     with digit1 Select
131         temp_2<="0111111" when 0,
132             "0000110" when 1,
133             "1011011" when 2,
134             "1001111" when 3,
135             "1100110" when 4,
136             "1101101" when 5,
137             "1111101" when 6,
138             "1000000" when others;
139
140 end Behavioral;
141
142
143
```