```
1
 2
     -- Company: HSRW
 3
    -- Engineer: Andy Stamm
 4
                       08:49:12 12/17/2015
 5
    -- Create Date:
 6
    -- Design Name:
 7
    -- Module Name:
                       7 segment 4bit to hex - Behavioral
    -- Project Name:
 8
                         Lab 2.2
    -- Target Devices:
 9
    -- Tool versions:
10
11
     -- Description:
12
13
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
2.0
     library IEEE;
21
    use IEEE.STD LOGIC 1164.ALL;
2.2
    use IEEE.STD_LOGIC_ARITH.ALL;
23
    use IEEE.STD_LOGIC_UNSIGNED.ALL;
24
25
     -- Uncomment the following library declaration if using
26
     -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
27
28
29
     -- Uncomment the following library declaration if instantiating
     -- any Xilinx primitives in this code.
30
31
    --library UNISIM;
32
     --use UNISIM.VComponents.all;
33
34
     library IEEE;
35
    use IEEE.STD_LOGIC_1164.ALL;
    use IEEE.STD_LOGIC_ARITH.ALL;
36
37
    use IEEE.STD LOGIC UNSIGNED.ALL;
38
     entity seven_segment is
39
            Port ( clk, SW0, SW1, SW2, SW3 : in STD_LOGIC;
40
     inputs to the entity
41
                   COMO : out STD LOGIC;
     --ouput anode of the seven segment display
                   SEGAO, SEGBO, SEGCO, SEGDO, SEGEO, SEGGO; out STD_LOGIC --
42
     ouputs of the first seven segment dislay
43
                 );
     end entity seven_segment;
44
45
46
     architecture Behavioral of seven_segment is
47
     signal temp: std_logic_vector(6 downto 0); -- vector to drive the 7-segment display
     signal btn: std_logic_vector(3 downto 0); -- vector to save the switch state
48
49
50
        begin
51
            process(clk)
52
                begin
53
                 if clk'event and clk='1' then -- wait for the rising edge of the clock
     then assign SW state to vector
```

```
54
                     btn(0)<=SW0;
55
                     btn(1)<=SW1;
56
                     btn(2)<=SW2;
57
                     btn(3)<=SW3;
58
                  end if;
            end process;
59
60
61
        process
62
           begin
               -- assign the decoded output to the first seven segment display outputs
63
64
               SEGA0 <= temp(0);
65
               SEGB0 <= temp(1);</pre>
66
               SEGCO \ll temp(2);
67
               SEGD0 <= temp(3);</pre>
68
               SEGE0 <= temp(4);
69
               SEGF0 <= temp(5);</pre>
70
               SEGGO <= temp(6);
71
               COM0<='0';
                                  -- enable the first seven segment display
72
        end process;
73
74
               -- decoding the four bit vector to the first seven segment display
75
               with btn Select
76
                  temp<="01111111" when "0000",
77
                        "0000110" when "0001",
                        "1011011" when "0010",
78
79
                        "1001111" when "0011",
80
                        "1100110" when "0100",
81
                        "1101101" when "0101",
82
                        "1111101" when "0110",
83
                        "0000111" when "0111",
84
                        "1111111" when "1000",
85
                        "1101111" when "1001",
86
                        "1110111" when "1010",
87
                        "1111100" when "1011",
88
                        "0111001" when "1100",
                        "10111110" when "1101",
89
90
                        "1111001" when "1110",
91
                        "1110001" when "1111",
                        "1000000" when others;
92
93
94
95
     end Behavioral;
96
```