```
1
 2
     -- Company:
 3
    -- Engineer:
 4
    -- Create Date: 08:45:01 12/17/2015
 5
 6
    -- Design Name:
 7
    -- Module Name:
                       sr_latch - Behavioral
 8
    -- Project Name:
    -- Target Devices:
 9
    -- Tool versions:
10
11
     -- Description:
12
13
    -- Dependencies:
14
15
     -- Revision:
    -- Revision 0.01 - File Created
16
     -- Additional Comments:
17
18
19
20
     library IEEE;
21
    use IEEE.STD_LOGIC_1164.ALL;
2.2
23
    -- Uncomment the following library declaration if using
24
    -- arithmetic functions with Signed or Unsigned values
     --use IEEE.NUMERIC_STD.ALL;
25
26
27
    -- Uncomment the following library declaration if instantiating
28
    -- any Xilinx primitives in this code.
     --library UNISIM;
29
    --use UNISIM.VComponents.all;
30
31
    entity sr_latch is
32
33
      Port( BTN0: in std_logic;
34
              BTN1: in std_logic;
35
              LED0: out std_logic);
36
37
    end sr_latch;
38
39
    architecture Behavioral of sr_latch is
     signal notQ: std_logic;
40
    signal Q2: std_logic; -- copy of Q to avoid synthesis error
41
42
43
    begin
44
    -- logic design of the SR-Latch
45
    LED0 <= Q2;
     Q2 <= BTN0 nor notQ; -- just having this statement throws and error during the
46
     synthesis as Q can not read. In order to avoid that error we can copy the signal to a
     second variable.
47
    notQ <= BTN1 nor Q2;</pre>
     -- remember that all statements here run concurrently, so the order of their
     placement does not matter
49
50
    end Behavioral;
51
52
```