Alloy	Meaning
`sig Instruction`: one atom per instruction. Its fields:	
`kind`	its type: one `InstrType` atom (below)
`spo`	speculative program order (a total order)
`inreg`, `inaddr`, `inmem`	input operands, at most two; any may be absent (unspecified, filled in at concretization)
`outreg`, `outmem`	output operand, at most one
`isresolved`	Boolean: resolved; a branch's outcome (or, with STL, a store's address) is known
`iscommitted`	Boolean: committed (retired); implies resolved; committed instructions are a prefix of `spo`
`isxm`	Boolean: the test's one target transmitter
`InstrType`: the values of `kind`	
`TLoad`	load: `inaddr`, `inmem` → `outreg`
`TStore`	store: `inreg`, `inaddr` → `outmem`
`TBranchn/x`	conditional branch: `inreg` only, no output
`TOthern/x`	ALU op: up to two `inreg` → `outreg`
`n` vs. `x`	`n` never transmits; `x` (like `TLoad`, `TStore`) may, if the defense's leakage function says so
`sig Operand`: `Inreg`, `Inaddr`, `Inmem`, `Outreg`, `Outmem`; each belongs to exactly one instruction. Its fields:	
`opstate`	the location it names: one `State`, a `Reg_s` (register operands) or `Mem_s` (memory)
`rf`	reads-from: an output to an input of a later instruction on the same location; at most one into each input
`ddi`	data dependence inside one instruction, input to output: load `inmem`→`outreg`, store `inreg`→`outmem`, ALU `inreg`→`outreg`; none in a branch