

r = resolved, c = committed
added by interleaving
I0: branch_n
I1: load reg0 ← mem 0
I2: branch_n
I3: load reg1 ← mem 1
I4: other_n reg2 ← reg1, reg0
I5: load ? ← [reg2]
ddi
ddi
rf
r c
r c
r
r
r