Graph	Meaning
Instructions: one node each; its kind is one of	
`Load`	reads memory at an address into a register
`Store`	writes a register to memory at an address
`Branch_n/_x`	conditional branch on a register
`Other_n/_x`	ALU op: up to two registers in, one out
`_x`	potential transmitter (the defense's leakage function decides)
Operands and state	
$r0$, $m0$	an abstract register, memory location
out ← in	operands: inputs `inreg`, `inaddr`, `inmem`; outputs `outreg`, `outmem`; each names one location
$[r0]$	address operand of a load or store
?	operand left unspecified; filled during concretization
Flags: italic words on an instruction's row	
resolved	branch outcome (or memory address) is known; no word: unresolved
committed	retired, non-speculative; implies resolved; a prefix of program order
xmit	the test's one target transmitter
Relations: labelled edges	
row order	program order, top to bottom (total)
rf	reads-from: an output operand to an input operand of a later instruction, same location
ddi	data dependence inside one instruction: input operand to output operand