Getting started with Vitis & Vivado

06/27/2025

Setting Up

Tools

Download:

- Vitis
- Vivado (I used the 2025.1 version for both)

Physical:

- PYNQ Z2 board
- USB cables to connect to your computer


Set up your PYNQ board

- Boot the PYNQ board with the SD card image
- Physically connect the board to your computer with a USB-C cord or other
- Power the board on (little black switch located near the edge of the board)
- Enable the board to access Wifi:
 - Desktop settings-> network and internet-> advanced network settings-> Ethernet 3-> properties-> enter IP address (192.168.2.99, or google "PYNQ jupyter IP address")
 - Only need to do this once
- Open a browser to the board's IP
 - In the search bar, type "192.168.2.99" -> this should automatically open JupyterLab
 - If prompted for a username and/or a password, type 'xilinx' (all lowercase)
- Now you can use PYNQ's Python APIs to interact with the board!


Vitis + Vivado Workflow

Step 1: Create new Vitis component

Includes specifying the part and the directory containing header files and the top level function




Step 2: Edit, simulate, synthesize, and implement C files in Vitis



Example C code snippet


Step 3: Create new project in Vivado

Set repository to the upper-level folder containing the top level function and header files (from Project Manager -> settings)



Step 4: Create Block Diagram

Can accept automatic connections, but may need to create new connections and add ports (eg. for m_axi_gmem on the algo_main block)



Step 5: Run synthesis, implementation, and generate bitstream



Step 6: Test hardware implementation with JupyterLab

- Log in to the correct IP address
- Upload .bit and .hwh files from Vivado to the same folder as the python script, ensuring that both files have the same name
- Run desired test cases and see outputs
- Note: repeat the workflow every time a change is made to the top function in Vitis

```
1 # This should not increment nstates visited in idle, otherwise should increment fsm
In [9]:
          2 ip.register map.user control = 0
          3 ip.register map.CTRL.AP START = 0
          4 ip.register_map.CTRL.AP_START = 1
         5 print("state out =", ip.register map.state out)
         6 print("nstates_visited", ip.register_map.nstates_visited out)
         7 print("busy =", ip.register map.busy)
         8 print("CTRL.AP_DONE =", ip.register map.CTRL.AP_DONE)
         9 print("CTRL.AP START =", ip.register map.CTRL.AP START)
         10 print("Test output (for debugging purposes) = ", ip.register map.test output)
        state out = 0x5
        nstates_visited 0x7
        busy = 0x1
        CTRL.AP DONE = 1
        CTRL.AP START = 0
        Test output (for debugging purposes) = 0x4
```

Debugging tips and solutions to common problems

Problems I ran into:

C level (Vitis)

- Unexpected outputs from Jupyter test cases
 - Debug using the test bench (first level of debugging: assess the C code)
 - Co-sim requires specification of fifo depth (under m_axi pragma)

Vivado level

- FSM getting stuck in "load_matrix" state
 - Block diagram not properly connected
- FSM loading unexpected data
 - Ensure addresses have been properly assigned (in the block diagram); right click anywhere in the address editor and unassign and re-assign all

Jupyter level


- Overlay() referencing old files or outputting "resource busy"
 - Reboot the board or run PL.reset()

Debugging process


Assess correctness of C code with Vitis test bench (run C simulation)

```
algo_main(array,
                &output data.
                &nstates_visited_out,
                &state_out,
                &done):
        printf("Number of states visited: %d\n", nstates_visited_out&0xff);
        printf("Output data: %d\n", output data&0xffff);
        printf("Expected output: %d\n", array[row_to_read * COLS + col_to_read]&0xfffff);
OUTPUT X PROBLEMS 1 X
                                                                                                                                                                    fsm1::c-simulation ∨ to A 55 55 50 □ ^ ×
44 In file included from C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
45 0 C:/Xilinx/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
      #define __GMP_LIBGMP_DLL 0
      C:/Xilinx/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
      #define __GMP_LIBGMP_DLL 1
     1 warning generated.
      Starting from ctrl = 1
      Loading matrix...
      Number of states visited: 3
     Reading from matrix.
     Number of states visited: 6
     Output data: 300
     Expected output: 300
     INFO: [SIM 211-1] CSim done with 0 errors.
      INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.893 seconds; peak allocated memory: 150.750 MB
     INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 10s
     C-simulation finished successfully
```

2) Assess predicted signal behaviour with the Vitis Co-simulation



3) Assess actual signal output with Vivado ILA debug option



- Select nets to debug under Synthesis
 -> set up debug
 - When prompted, select
 Capture Control and Advanced
 Trigger
- Generate bitstream (will automatically ask to run implementation)
- Open Hardware Manager. If this is the first time configuring debug ILA cores for the project, select Open Target; else click Program Device
- Set up trigger to capture based on the value of a certain variable (if desired)
- Re-upload the .bit file to Jupyter, run the Overlay() code, enable the trigger in Vivado, and run the test case

Resources used:

Official PYNQ Z2 board set-up tutorial:

https://pyng.readthedocs.io/en/v2.3/getting_started/pyng_z2_setup.html

Official Vivado tutorials for setting up debugging using ILA cores:

Running the Set Up Debug Wizard • Vivado Design Suite Tutorial: Programming and Debugging (UG936) • Reader • AMD Technical Information Portal

<u>Using the Vivado Integrated Logic Analyzer • Vivado Design Suite Tutorial: Programming and Debugging (UG936) • Reader • AMD Technical Information Portal</u>