ISA

- ISA defines how the bits of the instruction are interpreted
 - NUCLEO Cortex-M4, ARMv7 ISA

Compiler Optimization

Knowing your ISA

- Getting the most out of your CPU requires knowing what instructions it has.
 - Example: Copy an 8-bit signed value (val8) to a 32-bit variable (val32):
 - In C, this is done as:

```
if (val8 & 0x80 !=0)
  val32 = (0xFFFFFF00|val8);
else
  val32 = val8;
```

```
and r0, r0, #128
cmp r0, #1
beq .SIGNED
ldrb r0, [r11, #-1]
ldr r1, 0xffffff00
orr r0, r0, r1
.SIGNED
ldrb r0, [r11, #-1]
```

- Or on ARM-M4, you can do: SXTB Rd, Rm
 - Sign-extend a copy of the byte in Rm into a 32-bit register Rd.
- But the compiler won't always do this automatically!
- Worth it to spend some time seeing what instructions your CPU has.

SIMD

ARM-M4

- $z = _SADD16(x, y) \rightarrow Macro to add 16|16 uint32_t and store in 16|16 in uint32_t$
 - o _ASM write assembly directly in C. Volatile prevent compiler optimization
- · instruction for FP addition
- use libraries
 - CMSIS-DSP signal filtering and FFT, Mel-frequency cepstrum(MFCC) speech processing
 - o CMSIS-NN

Embedded CPU

- factors
 - o bit-width impacts total number of cycles
 - o hardware support encryption accelerator/multiply/FP
 - o fastest throughput (BW) OR latency (clock rate)?
- user-time related to CPU clock (cycles)

$$ExecutionTime = ClockCycles \times ClockPeriod$$

· bit-width affects total number of cycles

Cycles per Instruction (CPI)

$$TotalClockCycles = \sum_{i \in I} |i| \times cyclesperInstruction$$

- depends on architecture w/wo hardware accelerator (hardware multiplier)
- # of instructions depends on
 - o hardware
 - ISA
 - architecture
 - software
 - algorithm more efficient
 - programming language
 - compiler
- · A program can have more instruction, but if lower CPI, execution time is smaller

Given two programs with the instruction mixes shown:

- Which program executes the most instructions?

P1
$$\rightarrow$$
 2 + 1 + 2 = 5 total instructions
P2 \rightarrow 4 + 1 + 2 = 6 total instructions

Which program is faster? (i.e., takes fewer clock cycles to finish)

Clock cycles = Σ (CPI x # of instructions), for each instruction type

$$P1 \rightarrow 2x2 + 1x1 + 2x3 = 11$$

$$P2 \rightarrow 4x2 + 1x1 + 2x3 = 15$$

– What is the average CPI for each program?

CPI = (total Cycle Count)/IC

$$P1 \rightarrow 11/5 = 2.2$$

$$P2 \rightarrow 15/6 = 2.5$$

CPU Performance

$$Execution \ Time = (\sum_{i \in I} \# \ of \ Instrctions imes cycles \ per \ instruction) imes \ clock \ period$$

Clock period

 Now consider the **same** program (using the same ISA) running on TWO different systems.

	Freq.	СРІ
Sys. A	4 GHz	2.0
Sys B	2 GHz	1.2

P1

1

2

Ins. A

Ins. B

Ins. C

P 2

4

1

2

CPI

2

1

3

- At first glance, A runs at 4GHz, and B runs at 2GHz. So, is A faster?
- Clock periods: System A = 250 ps and system B = 500 ps
- If both run N instructions:
 - For Computer A, time = $N \times 2 \times 250 = 500N$
 - For Computer B, time = $N \times 1.2 \times 500 = 600N$
 - Computer A outperforms computer B.

IPS (Instructions Per Second)

$$IPS = \frac{Instruction\ count}{Execution\ time} = \frac{Instruction\ count}{\frac{Instruction\ count\ imes\ CPI}{Cycle\ time}} = \frac{Cycle\ time}{CPI}$$

MIPS (Million IPS) (10^6)

FP Hardware Example

1. You want to switch to an M4 CPU with floating point support, where these operations take just 1 cycle. What is the speed-up you can get when moving from M3 to M4 if the frequencies are the same for both?

Insn. type	# insn.	СРІ
Float	2N	100
Other	20N	1

Solution:

Since the frequencies are the same, we can compare just the clock cycles taken on each system. The formula for this is:

Clock cycles = Σ (CPI x # of instructions), for each instruction type

M3 clock cycles =
$$(2N \times 100) + (20N \times 1) = 200N + 20N = 220N$$

M4 clock cycles = $(2N \times 1) + (20N \times 1) = 2N + 20N = 22N$
Speed-up = M3 clock cycles ÷ M4 clock cycles = $220N \div 22N = 10x$

FP hardware example

2. The M3 system runs at 100MHz, while the M4 system runs at 80 MHz. What is the speed-up now when using the M4 vs. the M3?

Solution:

For this question, the frequencies are different. So, we must compare the execution time on each system. First, we must calculate the clock period of each system

M3 clock period = $1 \div 100 \text{ MHz} = 10 \text{ ns}$; M4 clock period = $1 \div 80 \text{ MHz} = 12.5 \text{ ns}$

Next, we compute the execution time using: Execution time = Clock cycles x clock period M3 execution time = $220N \times 10 \text{ ns} = 2,200N \text{ ns}$ M4 execution time = $22N \times 12.5\text{ns} = 275N \text{ ns}$

Speed up = 2200N ns
$$\div$$
 275N ns = 8x

FP hardware example

3. You want to see how fast the M3 system runs when using fixed point. With fixed point, your code increases to 26 instructions per loop, and they all take 1 cycle each. What is the execution time for the M3-fixed system?

Solution:

In the table on slide 25, there are 'float' instructions and 'other' instructions. So, if float instructions are replaced with integer instructions, they would now also take 1 cycle each.

M3-fixed execution time = $26N \times 10ns = 260N ns$.