

# PROIECT CID

Bistabile D (mux 4:1, mux 2:1)





Universitatea Tehnica din Cluj-Napoca  
Student: EGRI ANNA-MARIA

# **CUPRINS**

- 1. Proiectul rezolvat pe hartie**
- 2. Cod automat si simulare**
- 3. Cod bistabil D si simulare**
- 4. Cod MUX 4:1 si simulare**
- 5. Cod MUX 2:1 si simulare**

# 1. Proiectul rezolvat pe hartie



## 2.Cod automat si simulare

PROJECT MANAGER - CID\_EgriAnnaMaria

Sources | Project Summary | automat.vhd | C:/faculta/an2/CID/CID\_EgriAnnaMaria/CID\_EgriAnnaMaria.srsc/sources\_1/new/automat.vhd

```

33
34 entity automat is
35     Port ( clk : in STD_LOGIC;
36             r : in STD_LOGIC;
37             q : out STD_LOGIC_VECTOR (2 downto 0));
38 end automat;
39
40 | architecture Behavioral of automat is
41
42 component bistab1D is
43     Port ( clk : in STD_LOGIC;
44             d : in STD_LOGIC;
45             r : in STD_LOGIC;
46             q : out STD_LOGIC := '0';
47             qneg : out STD_LOGIC := '1');
48 end component bistab1D;
49
50 component mux4 is
51     Port ( i0 : in STD_LOGIC;
52             i1 : in STD_LOGIC;
53             i2 : in STD_LOGIC;
54             i3 : in STD_LOGIC;
55             a1 : in STD_LOGIC;
56             a0 : in STD_LOGIC;
57             y : out STD_LOGIC);
58 end component mux4;
59
60 component mux2 is
61     Port ( i0 : in STD_LOGIC;
62             i1 : in STD_LOGIC;
63             a : in STD_LOGIC;
64             ... out STD_LOGIC);
65
66
67
68
69
70 begin
71
72     q<=qint;
73
74 B2: bistab1D port map(clk=>clk,
75             r => r,
76             d=>d2,
77             q>=qint(2)
78 );
79
80 B1: bistab1D port map(clk=>clk,
81             r => r,
82             d=>d1,
83             q>=qint(1)
84 );
85
86 B0: bistab1D port map(clk=>clk,
87             r => r,
88             d=>d0,
89             q>=qint(0)
90 );
91
92     M41: mux4 port map (i0=>'0', i1=>net_a, i2=>'1', i3=>'0', a1=>qint(2), a0=>qint(1), y=>d2);
93     M42: mux4 port map (i0=>net_b, i1=>'0', i2=>'1', i3=>'1', a1=>qint(2), a0=>qint(1), y=>d1);
94     M43: mux4 port map (i0=>'0', i1=>'1', i2=>'0', i3=>'1', a1=>qint(2), a0=>qint(1), y=>d0);
95     M21: mux2 port map (i0=>'1', i1=>'0', a=>qint(0), y=> net_a);
96     M22: mux2 port map (i0=>'1', i1=>'0', a=>qint(0), y=> net_b);
97

```

Tcl Console | Messages | Log | Reports | Design Runs

PROJECT MANAGER - CID\_EgriAnnaMaria

Sources | Project Summary | automat.vhd | C:/faculta/an2/CID/CID\_EgriAnnaMaria/CID\_EgriAnnaMaria.srsc/sources\_1/new/automat.vhd


```

66
67     signal D0, D1, D2, net_a, net_b:STD_LOGIC;
68     signal qint: STD_LOGIC_VECTOR(2 downto 0);
69
70
71
72     q<=qint;
73
74 B2: bistab1D port map(clk=>clk,
75             r => r,
76             d=>d2,
77             q>=qint(2)
78 );
79
80 B1: bistab1D port map(clk=>clk,
81             r => r,
82             d=>d1,
83             q>=qint(1)
84 );
85
86 B0: bistab1D port map(clk=>clk,
87             r => r,
88             d=>d0,
89             q>=qint(0)
90 );
91
92     M41: mux4 port map (i0=>'0', i1=>net_a, i2=>'1', i3=>'0', a1=>qint(2), a0=>qint(1), y=>d2);
93     M42: mux4 port map (i0=>net_b, i1=>'0', i2=>'1', i3=>'1', a1=>qint(2), a0=>qint(1), y=>d1);
94     M43: mux4 port map (i0=>'0', i1=>'1', i2=>'0', i3=>'1', a1=>qint(2), a0=>qint(1), y=>d0);
95     M21: mux2 port map (i0=>'1', i1=>'0', a=>qint(0), y=> net_a);
96     M22: mux2 port map (i0=>'1', i1=>'0', a=>qint(0), y=> net_b);
97

```

Tcl Console | Messages | Log | Reports | Design Runs

401 Insert VHDL



### 3. Cod bistabil D si simuleare


PROJECT MANAGER - CID\_EgriAnnaMaria

```

Project Summary x bistabilD.vhd x
C:/faculta/an2/CID_EgriAnnaMaria/CID_EgriAnnaMaria.srsc/sources_1/new/bistabilD.vhd

32 --use UNISIM.VComponents.all;
33 :
34 entity bistabilD is
35   Port ( clk : in STD_LOGIC;
36         d : in STD_LOGIC;
37         r : in STD_LOGIC;
38         q : out STD_LOGIC := '0';
39         qneg : out STD_LOGIC := '1');
40 end bistabilD;
41 :
42 architecture Behavioral of bistabilD is
43 :
44 :
45 signal gaux: std_logic;
46 :
47 begin
48   q <= gaux;
49   qneg <= not gaux;
50   process(r, clk)
51   begin
52     if r = '1' then
53       gaux <= '0';
54     elsif rising_edge (clk) then
55       gaux <= d;
56     else
57       gaux <= gaux;
58     end if;
59   end process;
60 :
61 end Behavioral;
62 :

```



## 4.Cod MUX 4:1 si simuleare

**PROJECT MANAGER - CID\_EgriAnnaMaria**


```

library UNISIM;
use UNISIM.VComponents.all;

entity mux4 is
    Port ( i0 : in STD_LOGIC;
           i1 : in STD_LOGIC;
           i2 : in STD_LOGIC;
           i3 : in STD_LOGIC;
           a1 : in STD_LOGIC;
           a0 : in STD_LOGIC;
           y : out STD_LOGIC);
end mux4;

architecture Behavioral of mux4 is
begin
    signal adr:std_logic_vector(1 downto 0);
    begin
        adr <= a1 & a0;
        with adr select
            y <= i0 when "00",
            i1 when "01",
            i2 when "10",
            i3 when "11",
            i0 when others;
    end Behavioral;

```



## 5.Cod MUX 2:1 si simula

**PROJECT MANAGER - CID\_EgriAnnaMaria**

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity mux2 is
    Port ( io : in STD_LOGIC;
           il : in STD_LOGIC;
           a : in STD_LOGIC;
           y : out STD_LOGIC);
end mux2;
architecture Behavioral of mux2 is
begin
begin
    y <= il when a='1' else io;
end Behavioral;

```

Tcl Console Messages Log Reports Design Runs

